VLSI Design Group

Navigation

Search This Site

Publications

Export 33 results:
Author [ Title(Asc)] Type Year
Filters: Author is Daniel S. Truesdell  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
C
X. Chen, Alghaihab, A., Shi, Y., Truesdell, D. S., Calhoun, B. H., and Wentzloff, D. D., A Crystal-Less BLE Transmitter with Clock Recovery from GFSK-Modulated BLE Packets, IEEE Journal of Solid-State Circuits, 2021.
A. Alghaihab, Chen, X., Shi, Y., Truesdell, D. S., Calhoun, B. H., and Wentzloff, D. D., A Crystal-Less BLE Transmitter with -86dBm Frequency-Hopping Back-Channel WRX and Over-the-Air Clock Recovery from a GFSK-Modulated BLE Packet, in 2020 IEEE International Solid-State Circuits Conference (ISSCC), 2020.
A. Tanaka, He, S., Owens, J., Farrell, W., Lewis, Z., Farrell, T., Truesdell, D. S., and Calhoun, B. H., A Cooperative 0.6×1.2mm Fully On-chip Switched-Capacitor Voltage Regulator with Communication-free Multi-chip Output Voltage Matching for Distributed Power Management in Networks-on-Textiles, in 2025 IEEE European Solid-State Electronics Research Conference (ESSERC), In Press.
S. Z. Ahmed, Truesdell, D. S., Tan, Y., Calhoun, B. H., and Ghosh, A. W., A comprehensive analysis of Auger generation impacted planar Tunnel FETs, Solid-State Electronics, 2020.
A. Agrawal, Liu, X., Truesdell, D. S., and Calhoun, B. H., Characterization of Stacked PV Cell Configurations in a Deep N-Well 65nm CMOS Technology, in 2025 IEEE International Symposium on Circuits and Systems (ISCAS), In Press.
D. S. Truesdell and Calhoun, B. H., Channel Length Sizing for Power Minimization in Leakage-Dominated Digital Circuits, in IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2018.
A
S. Z. Ahmed, Tan, Y., Truesdell, D. S., and Ghosh, A., Auger Effect Limited Performance in Tunnel Field Effect Transistors, in 5th Berkeley Symposium on Energy Efficient Electronics & Steep Transistors Workshop, Berkeley, CA, 2017.

Pages