Robust Low Power VLSI

VLSI Design Group

Search This Site

A comprehensive analysis of Auger generation impacted planar Tunnel FETs

S. Z. Ahmed, Truesdell, D. S., Tan, Y., Calhoun, B. H., and Ghosh, A. W., “A comprehensive analysis of Auger generation impacted planar Tunnel FETs”, Solid-State Electronics, 2020.