Robust Low Power VLSI

VLSI Design Group

Search This Site

Channel Length Sizing for Power Minimization in Leakage-Dominated Digital Circuits

D. S. Truesdell and Calhoun, B. H., “Channel Length Sizing for Power Minimization in Leakage-Dominated Digital Circuits”, in IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2018.