J. F. Ryan and Calhoun, B. H., “A Sub-Threshold FPGA with Low-Swing Dual-VDD Interconnect in 90nm CMOS”, in Custom Integrated Circuits Conference (CICC), 2010.Ryan_CICC2010.pdfWang_ESSCIRC07_slides.pdf Google ScholarBibTexRTFTaggedMARCXMLRIS
