Robust Low Power VLSI

VLSI Design Group

Search This Site

Publications

Export 2 results:

Filters: First Letter Of Title is R and Author is J. Lach [Clear All Filters]

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

R

B. H. Meyer, Skadron, K., George, N., Calhoun, B. H., and Lach, J., “Reducing the Cost of Redundant Execution in Safety-Critical Systems using Relaxed Dedication”, in Design Automation and Test in Europe (DATE), 2011.

B. H. Calhoun, Arrabi, S., Khanna, S., Shakhsheer, Y., Craig, K., Ryan, J., and Lach, J., “REESES: Rapid Efficient Energy Scalable ElectronicS”, in GOMAC Tech, 2010.