Robust Low Power VLSI
VLSI Design Group

Navigation

Search This Site

Publications

Export 1 results:
Author Title Type [ Year(Desc)]
Filters: Keyword is analog synthesis and Author is Yaswanth K Cherivirala  [Clear All Filters]
2020
T. Ajayi, Kamineni, S., Cherivirala, Y. K., Fayazi, M., Kwon, K., Saligane, M., Gupta, S., Chen, C. - H., Sylvester, D., Blaauw, D., Dreslinski, Jr, R., Calhoun, B., and Wentzloff, D. D., “An Open-source Framework for Autonomous SoC Design with Analog Block Generation”, in 28th IFIP/IEEE International Conference on Very Large Scale Integration, Salt Lake City, UT, USA. (Nominated for Best Paper Award), 2020.