Skip to main content

Search form

Search

Robust Low Power VLSI

VLSI Design Group

Navigation

Search This Site

Home
News
People
Projects
Publications
- Authors
- Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact

Home
News
People
Projects
Publications
- Authors
- Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact

Recent Publications

An Ultra-Low-Power FPGA for IoT Applications
FAR: A 4.12uW Ferro-electric Auto-Recovery for Battery-less BSN SoCs
Modeling Trans-threshold Correlations for Reducing Functional Test Time in Ultra-Low Power Systems
Auger Effect Limited Performance in Tunnel Field Effect Transistors
A 4.4 nW Lossless Sensor Data Compression Accelerator for 2.9x System Power Reduction in Wireless Body Sensors
Subthreshold SRAM: Challenges, Design Decisions, and Solutions

Home / Dinner with Jiajing in San Jose

Dinner with Jiajing in San Jose

Dinner with Jiajing in San Jose. September 2011

151 Engineers Way
Olsson Hall, RM 249
Charlottesville, VA 22904-4743

PHONE: 434-243-2076

FAX: 434-924-8818

EMAIL: [email protected]

SKYPE: bentoncalhoun

Department of Electrical and Computer Engineering

Notice of Non-Discrimination and Equal Opportunity | Report a Barrier | Privacy Policy

© 2023 By the Rector and Visitors of the University of Virginia

Scroll Back to Top Button