Skip to main content
Search form
Search
Robust Low Power VLSI
VLSI Design Group
Navigation
Search This Site
Home
News
People
Projects
Body Sensor Networks
Energy Efficient Circuit Design
Energy Harvesting and Power Management Unit
System-on-Chip
Design Automation
SRAM
Wake-Up Receiver
Others
Archive
Publications
Authors
Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact
Home
News
People
Projects
Body Sensor Networks
Energy Efficient Circuit Design
Energy Harvesting and Power Management Unit
System-on-Chip
Design Automation
SRAM
Wake-Up Receiver
Others
Archive
Publications
Authors
Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact
Home
/
Chip Gallery
Chip Gallery
A 6.45μW Self-Powered SoC with Integrated Energy-Harvesting Power Management and ULP Asymmetric Radios for Portable Biomedical Systems
Circuit Robustness to Power Supply Variation in Low-Voltage Latch and Register-Based Digital Systems
Sub-Threshold MSP430 Processor in 90nm FDSOI for ULP IoT Applications
FPGA 130nm Characterization Chip
A 0.38 pJ/bit 1.24 nW Chip-to-Chip Serial Link for Ultra-Low Power Systems
See paper abstract
here.
A 150nW, 5ppm/oC, 100kHz On-Chip Clock Source for Ultra Low Power SoCs
A Batteryless 19uW MICS/ISM-Band Energy Harvesting Body Area Sensor Node SoC
Panoptic Dynamic Voltage Scaling (PDVS)
Seal Whisker - Revision 3
Two SubVT-FPGA in 90nm Bulk
Pages
« first
‹ previous
1
2
3
4
next ›
last »