This work characterizes the impact of different types of devices (High Vt, Standard-Vt, and Multi-Vt) in an 8T SRAM bitcell for various sub-threshold metrics. After studying in-depth analysis under the process and temperature variation, a 2KB of SRAM is fabricated. The SRAM design includes two banks of 1KB each with two optimal bitcells from the previous comparison. The measured results from a commercial 130 nm chip show that the proposed array consumes a minimum of 6.24 pJ/access with a 17.16 nW standby power at 400 mV.