Home /
A Sub-Threshold FPGA: Energy-Efficient Reconfigurable Logic
A Sub-Threshold FPGA: Energy-Efficient Reconfigurable Logic
B. H. Calhoun, Zhang, Y., Khanna, S., Craig, K., Shakhsheer, Y., and Lach, J.,
“A Sub-Threshold FPGA: Energy-Efficient Reconfigurable Logic”, in
GOMAC Tech, 2011.
