B. H. Calhoun, Khanna, S., Mann, R., and Wang, J., “Sub-threshold Circuit Design with Shrinking CMOS Devices”, in International Symposium on Circuits and Systems, 2009.Calhoun_ISCAS2009subvt_slides.pdf Google ScholarBibTexRTFTaggedMARCXMLRIS
