



UNIVERSITY  
of VIRGINIA

# An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage Scaling and Power-Gating

**He Qi, Oluseyi Ayorinde, and Benton H. Calhoun**

Charles L. Brown Department of Electrical and Computer Engineering

University of Virginia


Charlottesville, Virginia

hq5tj, oaa4bj, bhc2bi@virginia.edu

ROBUST  
LOW  
POWER  
VLSI

# Motivation

By 2020, there will be more than 50 billion electronic devices in total and 6.58 per person connected to internet.



Source: Evans, Dave. "The internet of things: How the next evolution of the internet is changing everything." CISCO white paper 1 (2011): 1-11.

The majority of these electronic devices will be Low-power sensors in Ubiquitous Computing.

- Health Sensors
- Environmental Sensors



[https://encrypted-tbn1.gstatic.com/images?q=tbn:ANd9GcQCNBXqldhnsSVYp4y1A4MnKeoVOVfLomVOQtyQT-wQRZij\\_sy7](https://encrypted-tbn1.gstatic.com/images?q=tbn:ANd9GcQCNBXqldhnsSVYp4y1A4MnKeoVOVfLomVOQtyQT-wQRZij_sy7)



<http://www.valencell.com/blog/2013/12/wearable-technology-all-about-people>


# Motivation

## Requirements on Hardware

- Low Power/Energy Consumption
- Substantial Processing Capability
- Flexible Hardware
- Low Development and Deployment Cost



FPGAs meet all of these requirements.




The power of existing LP FPGAs exceed the energy budget of sensor applications.

## Solution

- ULP FPGA operating in sub/near-threshold


# Background

## FPGA Energy Breakdown



- The interconnect dominates FPGA delay & energy.
- To reduce energy, we proposed an low-swing interconnect in our prior work by removing buffers and properly sizing the circuits at near/sub-threshold.

## Low-Swing Interconnect




Our low-swing interconnect is proved to be 42.7% lower energy than a traditional uni-directional interconnect at 0.4V.

However, energy waste still exist in the low-swing interconnect.

# Problems

## Energy Waste in Low-Swing Interconnect

- **Energy Waste #1:** Attaching circuits on non-critical paths to the same supply voltage of circuits on critical paths is a waste of energy.



## Observations


- The delay of the non-critical paths is unnecessarily small. Reducing the supply voltage of circuits on non-critical paths saves energy without affecting the overall FPGA speed.

# Problems

## Energy Waste in Low-Swing Interconnect

- **Energy Waste #2:** The interconnect resources that are in idle mode consume a lot of leakage energy, especially in sub-threshold region.

ENERGY DISTRIBUTION @ VDD=0.6



## Observations

- Implementing the showing benchmarks, over 40% of the total FPGA energy is wasted in the form of idle circuit leakage.
- The idle circuit leakage energy mostly comes from configuration bitcells.


# Problems

## Typical Solutions

- **Dual-VDD:** apply a lower VDD to the circuits on non-critical paths
- **Power-Gating:** cut off the connections between the idle circuits and supply voltages using headers.


## However

- Due to the large area overhead, no existing work applied dual-VDD to the traditional Interconnect.
- No existing work applied Power-Gating to configuration bitcells.



## Observation

- The low-swing interconnect enables dual-VDD.





# Contributions

## Contributions


- We applied dual-VDD technique to the low-swing FPGA interconnect at near/sub-threshold.
- We applied power-gating technique to the idle configuration bitcells.
- We developed a new dynamic voltage scaling architecture for low-swing interconnect.
- We designed a power management unit enabling dual-VDD and DVS.

## Tasks

- SPICE Simulation
- Energy Saving Evaluation
- Overhead Evaluation
- Tool Development
- Chip Measurement of a Custom 512-LUT FPGA




# Proposed Architecture



- The  $V_{DDH}$  &  $V_{DDL}$  are generated by a LDO, along with the headers to perform dual-VDD and power-gating.
- The  $V_{DDC}$  is generated by a delay-chain-based control logic to perform DVS.


# Proposed Architecture

## Details of the delay-chain-based control logic



# Methodology

## Dual-VDD Assignment Flow



**Step 1:** low-swing interconnect modelling & SPICE sims at different supply voltages.


**Step 2:** benchmark routing info generation using VPR

**Step 3:** dual-VDD assignment and energy reduction estimation using custom tool

**Step 4:** energy reduction estimation of power-gating and DVS

# Results --- Dual-VDD

The Energy Reductions of the Interconnect  
( $V_{DDH} = 0.6V$ )



—▲— alu4 w/o VRO    —■— apex2 w/o VRO    —◆— des w/o VRO  
··▲·· alu4 w/ VRO    ···■·· apex2 w/ VRO    ···◆·· des w/ VRO


\* VRO : the energy overhead of the voltage regulator

## Observations

- The optimal VDDL in terms of energy is obtained at 0.1V lower than VDDH.
- The energy reduction of using dual-VDD is about 20% on average, but reduces to about 10% when considering voltage regulator overhead.

# Results --- Dual-VDD & Power-Gating

## Energy Savings of the Low-swing Interconnect Using the Proposed Architecture




- 1: without dual –  $V_{DD}$  & Power – gating
- 2. with dual –  $V_{DD}$  & coarse – grain power – gating
- 3. with dual –  $V_{DD}$  & fine – grain power – gating


## Observations

- Using coarse-grained power-gating & dual-VDD together with considering voltage regulator overhead, the energy reduction reaches 17.5 ~ 21.9%. If using fine-grained power-gating, the energy reduction reaches 43.7 ~ 62.2%.
- The measurement results of a custom 512-LUT FPGA shows an 91.1% leakage energy reduction using coarse-grained power-gating itself.

## Coarse-Grained Power-Gating




## Fine-Grained Power-Gating



# Results --- DVS

ED-Curves of the FPGA When Using DVS ( $V_{DD} = 0.6V$ )



## Observations

- For APEX2 at 0.6V, by sweeping  $V_{DDC}$  from  $V_{DD}$  to 0.7V higher than  $V_{DD}$ , the critical path delay can be adjusted in the range of 0.22us ~ 0.43us, while the total FPGA energy per operation can be adjusted in the range of 21.9pJ ~ 35.7pJ.




# Conclusions

## Contributions

- We applied dual-VDD technique to the low-swing FPGA interconnect at near/sub-threshold with tool support.
- We applied power-gating technique to the idle configuration bitcells.
- We developed a new dynamic voltage scaling architecture for low-swing interconnect.
- We designed a power management unit enabling dual-VDD and DVS.


## Limitations & Future work

- **Dual-VDD:** We haven't developed a tool for configuring dual-VDD on chips. We have no measurement results for dual-VDD so far.
- **Power-Gating:** We haven't optimized the layout of switch boxes using fine-grained power-gating.
- **Benchmarks:** We haven't evaluate the proposed architecture using IoT applications



**Thank you!**  
**Questions?**





# Backup Slides

# Noise & Crosstalk

	<b>Worst Case Crosstalk</b>	<b>No Crosstalk</b>
Critical Path Delay (us)	0.23	0.14
Energy Reduction of the Full FPGA when Using Dual-VDD (%)	9.8	11.0
Sensitivity of Critical Path Delay to VDDH & VDDL Noise (%/10mV)	+ 2.1	+ 3.1
Sensitivity of Full FPGA Energy to VDDH & VDDL Noise (%/10mV)	- 3.2	+ 0.4
Sensitivity of Critical Path Delay to VDDC Noise (%/10mV)	+ 1.3	+ 0.9
Sensitivity of Full FPGA Energy to VDDC Noise (%/10mV)	+ 0.9	+ 0.7



# Benchmark Characterization

Benchmark	LUT Count	FF Count	I/O Count
alu4	1522	Combinational	22
apex2	1878	Combinational	41
apex4	1262	Combinational	28
des	1591	Combinational	501
ex5p	1064	Combinational	71

# Comparisons with Prior Art

Specs	[6]	[7]	[5]	This work
VDDH/VDDL (V)	1.1/0.9	1.8/1.26 ~ 1.57	1.3/0.8 ~ 1.0	0.6/0.45 ~ 0.6
Interconnect type	Uni-directional	Uni-directional	Bi-directional	Unidirectional Low-swing
Relative interconnect energy at the same VDD and technology node (x)	1	1.47	1.39	0.64 ~ 0.86
The adjustable speed range by using DVS (MHz)	Not support DVS	Not provided	Not support DVS	2.3 ~ 7.1
The adjustable energy range by using DVS (pJ/Op)	Not support DVS	Not provided	Not support DVS	5.5 ~ 35.7