



# A 50nW, 100kbps Clock/Data Recovery Circuit in an FSK RF Receiver on a Body Sensor Node

Aatmesh Shrivastava<sup>1</sup>, Jagdish Pandey<sup>2</sup>, Brian Otis<sup>2</sup>, Benton H. Calhoun<sup>1</sup>  
<sup>1</sup>University of Virginia, Charlottesville <sup>2</sup>University of Washington, Seattle

26<sup>th</sup> International Conference on VLSI  
January 2013  
Pune, India


# Body Sensor Node (BSN)

## Features

- BSNs promise to change the way we experience life
- Comprehensive and unobtrusive human health monitoring.


## Needs

- Small Form Factor, light weight
- Runs on harvested energy ( Body heat)
- Low cost.
- **Ultra Low Power**



Ex :- Fan Zhang et al. "A batteryless 19 $\mu$ W MICS/ISM-band energy harvesting body area sensor node SoC." *ISSCC 2012*

# BSN



Energy Harvesting BSN Soc [1]

Fan Zhang et al. "A batteryless 19μW MICS/ISM-band energy harvesting body area sensor node SoC." ISSCC 2012


- Harvests Energy using TEG from body Heat
- AFE, ADC, DSP, etc. performs sensing
- RF Rx, Tx used for communication.
- Average power consumption 19μW.
- **In this paper we talk about CDR circuit in the RF receiver**

# Outline

---

- **BSN RF Receiver**
  - CDR Requirements
- **Clock Recovery**
- **Data Recovery**
  - Phase Detection
  - Timing
  - Sensitivity
  - Control
- **Limitations**
- **Measurement**
- **Comparison**
- **References**

# BSN RF Receiver



J. Pandey, et al "A 120 $\mu$ W MICS/ISM-band FSK receiver with a 44 $\mu$ W ..... multiplication", *ISSCC 2011*

Received Signal at various stages


- [2] shows 9 phase injection locked Rx and all digital FSK Demod.
- It does not show CDR, needed to recover Data for DSP
- **In this paper we talk about CDR circuit in the RF receiver**

# CDR Requirements for BSN

---

- Conventional approach in designing CDR usually involves a design of PLLs or DLLs
- These solutions are too expensive in terms of area and power for a BSN. Ex:- [4] uses PLL with  $110\mu\text{W}$  Power >> our SoC Power of  $19\mu\text{W}$ .
- All digital FSK Demod is used in [2] to save power
- A low power, lower cost and lower area CDR circuit is needed for BSN



# Clock Recovery



- Conventionally CLK is recovered from signal, uses PLL
- In our BSN, Data at 100kB/s, 200kHz XTAL for Tx
- Also SoC clock for DSP 200kHz from XTAL.
- **SoC clock is used to recover data, eliminating a PLL.**

# Data Recovery → Phase Detection



Phase Detector



- Pulse generated at each point in delay line.
- Feeds to D-Flip Flop (DFF) clocked at 200 kHz.
- **The pulse close to the edge of the clock will be caught by FF.**  
**Point indicating data in phase with clock**
- A number of these phase detectors are placed in series




# Timing requirement




Phase Detector


- To catch at least one of the pulses, pulse width should meet the following criteria
- $T_D/2 > (T_{HOLD} + T_{SETUP})$
- This criteria is met for most of the process points.




# XOR Gate in pulse generator



Transmission gate XOR



Delay of Transmission gate in XOR




Delay of XOR gate in Std. Cell

## XOR gate used in PD

- XOR gate is critical to the performance of the PD, we used a transmission gate XOR
- It has much better performance at 500mV than the standard cell XOR.
- The transmission gate XOR has mean delay of 5ns and an area of  $3.6 \times 6.0 \mu\text{m}^2$ . The standard cell based XOR has a mean delay of 36ns and area of  $3.6 \times 8.0 \mu\text{m}^2$ .


# Sensitivity of Phase Detection



## Resolution of Delay Line

- One buffer delay sets the sensitivity of the delay line. Lower sensitivity will reduce the amount of input jitter that the CDR circuit can tolerate.
- The mean is close to 1% of the data rate period.
- we used 100 stages in the delay line.


# Sensitivity : Design Tradeoff




Power, Area and Sensitivity tradeoff

- Increasing VDD decreases delay through the buffer. This improves the sensitivity but increases the area and power.
- VDD~0.5V has 1% sensitivity, 1000X lower area, and 1000X lower power than at 1.2V. The SoC [1] digital VDD is also 0.5V, so it was used for the CDR circuit.

# Control Circuit




- If  $OR\_N-1=0$  and the output of DFF goes high, then the transmission gate Tx turns ON, selecting that output of the delay line.
- **It indicates that data is in phase with lock**



Complete Circuit Diagram

- Once the data has been brought in phase with clock, the CDR goes into lock for the period of Tx.
- Once a transmission ends, the CDR resets and is now ready for the next transmission.



Timing Diagram CDR

# Limitations of the Design

---

## Clock difference b/w Rx and Tx

- clock recovery is not adapted continually, lowers the BER
- Account for the offset between the Tx and Rx clock frequencies.
- Rx and Tx are generated from Xtal, maximum offset of 50ppm [6], setting inherent BER of CDR to  $5 \times 10^{-5}$ .
- This does not significantly degrade the overall BER of the link, which is set by the RX and is  $10^{-3}$  [2].
- **This also illustrates that explicit clock recovery is not needed in this case**

# Limitations of the Design

---

## Process variation of total Delay of the delay line

- A second limitation is that the total delay of the delay line should be greater than  $5\mu\text{s}$  for this circuit to work correctly.
- Since the delay in sub-threshold varies exponentially with process variation, the spread of the total delay will be very large.
- We can compensate variation by lengthening the delay line or by reducing VDD slightly.




# Limitations of the Design

---

## Metastability

- It is also possible that the DFF in one of the phase detectors can enter a meta-stable state during calibration, increasing power consumption briefly.
- However, this probability is very low due to noise (thermal, flicker etc.) and the  $2.5\mu\text{s}$  hold period.

# Measurement



- In the measurement test we measured eye diagram of the FSK demod out and the CDR data out for a  $2^7-1$  pseudo random data sequence running through the RX at a data rate of 100 kbps.
- The FSK demod output has a jitter of  $\sim 2\mu\text{s}$ , while the data recovery circuit recovers the data with a jitter of 16ns.


# Design Comparison

---

	[3]	[4]	[5]	This Work
Technology	90nm	0.25 $\mu$ m	0.18 $\mu$ m	0.13 $\mu$ m
Data Rate	200kb/s	2Mb/s	10Mb/s	100kb/s
Acquisition Time	54 $\mu$ s	45 $\mu$ s	-	2.5 $\mu$ s
Power (CDR)	217nW	112 $\mu$ W	8.05 $\mu$ W	<b>50nW</b>
Energy/bit	1pJ	56pJ	0.8pJ	<b>0.5pJ</b>
Area ( mm <sup>2</sup> )	0.035	-	0.09	<b>0.017</b>

## Design Comparison

# Chip



# Conclusion

---

- **We presented a low power CDR circuit for a wireless body sensor node.**
- **It consumes 50nW at 100kbps or 0.4pJ/bit.**
- **Recovers data from FSK demod of the receiver with upto  $2\mu\text{s}$  jitter. It locks over 18X faster than prior art.**
- **The proposed circuit is fabricated in a  $0.13\mu\text{m}$  CMOS technology. It can recover data with an input jitter of up to  $2.4\mu\text{s}$  with  $>2\text{X}$  less power and  $>2\text{X}$  less area than prior work.**
- **The proposed circuit is completely implemented using digital gates and can easily be synthesizable.**

# Acknowledgement

---

**This work was supported in part by the NSF NERC ASSIST center  
(EEC-1160483)**

# References

---

1. F. Zhang, et. al, "A Battery-less 19 $\mu$ W MICS/ISM-Band Energy Harvesting Body Area Sensor Node SoC ", *IEEE International Solid State Circuits Conference*, 2012
2. J. Pandey, S. Jianlei and B. Otis, "A 120 $\mu$ W MICS/ISM-band FSK receiver with a 44 $\mu$ W low-power mode based on injection-locking and 9x frequency multiplication", *IEEE International Solid State Circuits Conference*, 2011
3. T. Kleeburg, J. Loo, N. J. Guilar, E. Fong and R. Amritharajah , "Ultra-low-voltage circuits for sensor applications powered by free-space optics", *IEEE International Solid State Circuits Conference*, 2010
4. S-J Song, N. Cho, and H-J Yoo, "A 0.2-mW 2-Mb/s Digital Transceiver Based on Wideband Signaling for Human Body Communications", *IEEE Journal on Solid State Circuit*, September 2007
5. S. Kim, et. al, "A low-power referenceless clock and data recovery circuit with clock-edge modulation for biomedical sensor applications", *IEEE International Symposium on Low Power Electronics and Design*, 2007
6. LQXO-4 Oscillator, Low Power Crystal Oscillator- Datasheet.  
SATEKCorporation, ORANGA, CA