# **Dynamic Write Limited V<sub>MIN</sub> for Nanoscale SRAMs**

#### DATE 11

#### <sup>1</sup>Satyanand Nalam, <sup>2</sup>Vikas Chandra, <sup>2</sup>Robert C. Aitken, <sup>1</sup>Benton H. Calhoun <sup>1</sup>University of Virginia, <sup>2</sup>ARM R&D





SCHOOL OF ENGINEERING AND APPLIED SCIENCE

- Background and motivation
- Metrics
  - Dynamic writability metric: T<sub>WL-CRIT</sub>
  - Dynamic write V<sub>MIN</sub>: DWV<sub>MIN</sub>
- Factors affecting DWV<sub>MIN</sub>
  - WL pulse characteristics
  - Memory size
  - No: of cycles prior to first read
  - Bitcell parasitics
- Effect of Write Assist
- Conclusions

# **Background & Motivation**





Satyanand Nalam University of Virginia

- Background and motivation
- Metrics
  - Dynamic writability metric: T<sub>WL-CRIT</sub>
  - Dynamic write V<sub>MIN</sub>: DWV<sub>MIN</sub>
- Factors affecting DWV<sub>MIN</sub>
  - WL pulse characteristics
  - Memory size
  - No: of cycles prior to first read
  - Bitcell parasitics
- Effect of Write Assist
- Conclusions

# T<sub>WL-CRIT</sub>

T<sub>WL-CRIT</sub> = Minimum WL pulse width for successful write







- Background and motivation
- Metrics
  - Dynamic writability metric: T<sub>WL-CRIT</sub>
  - Dynamic write V<sub>MIN</sub>: DWV<sub>MIN</sub>
- Factors affecting DWV<sub>MIN</sub>
  - WL pulse characteristics
  - Memory size
  - No: of cycles prior to first read
  - Bitcell parasitics
- Effect of Write Assist
- Conclusions

### Factor 1: WL pulse characteristics

WL pulse generated using replica timing path More aggressive WL pulse enough for developing fixed  $\partial V_{BL}$ 



### Factor 2: Memory size



### Factor 3: Cycles prior to first read



### Factor 3: Cycles prior to first read



# **Factor 4: Bitcell parasitics**



Inter-storage node capacitance dominates

Higher  $C_{Q-QB} \rightarrow$  harder to flip

Ideal bitcell ( $C_{Q-QB} = 0$ ) has lower DWV<sub>MIN</sub> than extracted one

# Static vs. Dynamic V<sub>MIN</sub>

1  $DWV_{MIN}$  - Aggressive  $T_{WL}$ 0.9 0.8 DWV<sub>MIN</sub> - Margined T<sub>WI</sub> 0.7 0.6 ><sup>Z 0.5</sup> 0.4 0.3 Static V<sub>MIN</sub> 0.2 0.1 0 W.C using Recursive 1kb 100kb 10Mb 5kb Memory Size R Statistical Blockade (Singhee '08)

 $DWV_{MIN}$  dominates Static  $V_{MIN}$  if  $T_{WL}$  is aggressive

- Background and motivation
- Metrics
  - Dynamic writability metric: T<sub>WL-CRIT</sub>
  - Dynamic write V<sub>MIN</sub>: DWV<sub>MIN</sub>
- Factors affecting DWV<sub>MIN</sub>
  - WL pulse characteristics
  - Memory size
  - No: of cycles prior to first read
  - Bitcell parasitics
- Effect of Write Assist
- Conclusions

# Write assists for improving DNM



# Effect of Assists on DWV<sub>MIN</sub>

WL boost better than  $V_{DD}$  lowering for reducing DWV<sub>MIN</sub>



- Background and motivation
- Metrics
  - Dynamic writability metric: T<sub>WL-CRIT</sub>
  - Dynamic write V<sub>MIN</sub>: DWV<sub>MIN</sub>
- Factors affecting DWV<sub>MIN</sub>
  - WL pulse characteristics
  - Memory size
  - No: of cycles prior to first read
  - Bitcell parasitics
- Effect of Write Assist
- Conclusions

# Conclusions

- Defined V<sub>MIN</sub> based on dynamic stability for writelimited SRAM.
- Investigated factors affecting DWV<sub>MIN</sub>.
- Analyzed impact of write assists on DWV<sub>MIN</sub>.
- Future work
  - Further investigate factors affecting dynamic stability alone.
  - Attempt to determine and model a relationship between dynamic and static metrics and V<sub>MIN</sub>.



#### Questions?



# **BACKUP SLIDES**



TABLE II  $$V_{\rm T}$$  offsets for static and dynamic write fails



University of Virginia



