



UNIVERSITY
VIRGINIA


A 55nm Ultra Low Leakage Deeply Depleted Channel (DDC) Technology Optimized for Energy Minimization in Subthreshold SRAM and Logic

Harsh N. Patel, Abhishek Roy,
Farah B. Yahya, Ningxi Liu, Benton
Calhoun

University of Virginia,
USA


Kazuyuki Kumeno, Makoto
Yasuda, Akihiko Harada, Taiji
Ema

Mie Fujitsu Semiconductor Ltd.
Japan




Outline

- Motivation
- Sub-threshold design challenges
- Technology overview
- Results: technology-circuit co-design
- Comparison



Motivation



Wearable Device Shipments by Type


Markets: 2014





Motivation

Energy Minimization
demands sub-threshold
operations






Sub- V_T Challenges

- Reduced drive current (I_{ON})
- Device-to-device mismatch due to huge V_T variation
- High Leakage
- Reduced noise margin



Sub- V_T Challenges





Available Solutions

Technologies:

[3]

32nm HK-MG

Provides higher I_{ON} ;

Reduced I_{OFF}

V_{DD} Scaling is limited to
1.0V

(No sub- V_{TH} operation)

[6]

22nm ETSOI

Improves performance

Doesn't address V_{TH}
variation

(No stable operation)


[7]

FinFET

Improves performance


Still higher V_{TH}
variation


(No stable operation)




Available Solutions

Circuit Design:





Technology Overview



TEM view of DDC ULL device

Technology:

Deeply Depleted Channel
(DDC)

Gate Length (nm):


55

Devices:


Ultra-Low Leakage (ULL)

Enabling Circuit-level Technique:

Reverse Body Biasing (RBB)




Sub- V_T Challenges: Reduced I_{ON}




Sub-threshold Optimization:

- DDC shows higher $I_{ON}/\mu m$

Measured I_D vs V_{GS} across multiple samples and across process corners




Sub- V_T Challenges: V_T variation



V_T variation spread comparison




Sub-V_T Challenges: V_T variation




V_T roll-off comparison




Sub- V_T Challenges: Leakage




75X 6T bitcell leakage minimization
with a higher degree of RBB.




Sub- V_T Challenges: Noise Margin



Butterfly curves for SRAM 6T bitcell: DDC ULL
vs. non-DDC (conventional) bitcell




Test-Chip Results





Fabricated chip with
1kb SRAM and 16-bit
FIR block

- Circuit techniques (sub- V_T operation and RBB) are co-designed with the technology to maximize the energy power saving.
- 1Kb 6T SRAM, 32-bit FIR, and Ring. Osc.




Test-Chip Results: SRAM



Effectiveness of RBB: Higher leakage reduction and lower I_{ON} reduction





Test-Chip Results: FIR





Test-Chip Results: RO






Comparison

	This work	[14]	[15]	[16]	[17]
Tech. (nm)	55	65	65	65	65
Cell Type	6T	8T	9T	14T	8T
Transistor Type	ULL	NA	Mixed V_T	High- V_T	Low- Power
Array V_{MIN}	0.2V	0.35V	0.3V	0.5V	0.4V
Energy (fJ/bit)	31.25	870	18.2	14	78



References


- [1] A. Klinefelter *et al.*, *ISSCC*, 2015.
- [2] H. N. Patel, F. B. Yahya, and B. H. Calhoun, *ISOQED*, 2016.
- [3] X. Chen *et al.*, *VLSI Technology, 2008 Symposium on, Honolulu, HI*, 2008.
- [4] F. Hamzaoglu *et al.*, *ISSCC* 2008.
- [5] G. Tsutsui *et al.*, *VLSI Technology*, 2008.
- [6] K. Cheng *et al.*, *VLSI Circuits Symp.*, 2011.
- [7] K. J. Kuhn, *VLSI-TSA*, April 2011.
- [8] L. T. Clark *et al.*, *IEDM*, 2012.
- [9] K. Fujita *et al.*, *IEDM*, 2011
- [10] N. Kimizuka *et al.*, *VLSI Technology*, 2005.
- [11] M. Yamaoka, N. Maeda, Y. Shimazaki and K. Osada, *ISSCC* 2008.
- [12] W. H. Ma, J. C. Kao, V. S. Sathe and M. Papaefthymiou, *VLSI Circuits Symposium*, 2009
- [13] H. N. Patel, F. B. Yahya and B. H. Calhoun, *VLSID*, Kolkata, 2016
- [14] N. Verma, A. P. Chandrakasan, *JSSCC* 2008.
- [15] S. Lutkemeier, T. Jungeblut, H.K.O. Berge, S. Aunet, M. Porrmann, U. Ruckert, *JSSCC* 2013.
- [16] P. Meinerzhagen, O. Andersson, B. Mohammadi, Y. Sherazi, A. Burg, J. N. Rodrigues, *ESSCIRC*, 2012.
- [17] M. E. Sinangil, N. Verma, A. P. Chandrakasan, *ESSCIRC* 2008



Thank you!



Sub- V_T Challenges: Increased I_{Gate}



Impact of increase in Gate-Oxide thickness (TOX) on V_T variation

Sub-threshold Optimization:

- Reduced gate leakage (by increasing TOX)
- without impacting V_T variation