



UNIVERSITY  
of VIRGINIA


# A 23 nW CMOS ULP Temperature Sensor Operational from 0.2 V

Divya Akella Kamakshi<sup>1</sup>, Aatmesh Shrivastava<sup>2</sup>, and Benton H. Calhoun<sup>1</sup>

<sup>1</sup>Dept. of Electrical Engineering, University of Virginia, Charlottesville, Virginia, USA


<sup>2</sup>Psikick Inc., Charlottesville, Virginia, USA


ROBUST  
LOW  
POWER  
VLSI



# Motivation


- Internet of things (IoT)
- Power consumption is a challenge
- Ultra low power, battery less
- Ultra low voltage operation
  - 2.4 GHz RF receiver at 0.3 V [1]
  - Band gap reference at 0.4 V [2]
  - Energy harvesting from as low as 10mV [3]
- Temperature sensor integral to IoTs
  - Ultra low power temperature sensor
  - 23 nW, +1.5/-1.7°C max inaccuracy (0°C to 100°C)






# How does it work?


- Proportional-to-absolute-temperature current source




- Current-controlled oscillator




- Frequency proportional to temperature
- How to operate the design at ultra low voltage and power ?




# System Diagram




- Core (PTAT + BWCM + CCO) operates at 0.2 V
- Digital block operates at 0.5 V




# System Diagram







# Sub- $V_t$ PTAT Current Element



- Current proportional to temp
- Low headroom at 0.2 V
- Thin oxide standard- $V_t$  devices
  - Threshold voltages  $\sim 0.2$  V
- Long channel
  - Avoids short channel effects
- Sub- $V_t$  saturation region
  - $V_{DS} > 3\phi_t$  ( $\phi_t = kT/q$ ).



# Sub- $V_t$ PTAT Current Element



Drain current:

$$I_{DSUB} = I_O \exp((V_{GS} - V_T) / n\phi_t) \text{ for } V_{DS} > 3\phi_t.$$

$$I_O = \mu_o C_{ox} (W/L) (n-1) \phi_t^2$$

(drain current @  $V_{GS} = V_T$ )


$\mu_o$ : carrier mobility

$C_{ox}$ : gate oxide capacitance


W and L: channel width and length

n: subthreshold slope factor.


$$\text{Equation for } V_{GS} : n\phi_t \log_e(I_{DSUB}/I_O) + V_T$$



# Sub- $V_t$ PTAT Current Element



**PTAT Current vs. Temperature**  
(single point simulation)




Kirchoff's voltage law:  $V_{GS1} = V_{GS2} + I_{DSUB2}R_S$

$I_{DSUB1} = I_{DSUB2} = I_{OUT}$ ,  $V_{T1} = V_{T2}$


$I_{OUT} = n\phi_t \log_e K/R_S \rightarrow I_{OUT}$  proportional to temperature






# Sub- $V_t$ PTAT Current Element

- Linearity




Mean  $R^2 = 0.9993$ ,  
 $3\sigma R^2 = 0.0024$ .


- Current




Mean current at 25°C = 39nA  
 $3\sigma$  variation = 25nA  
Quite high! Bit weighed  
current mirror to deal with it




# System Diagram







# Bit-weighted Current Mirror




- BWCM starves oscillator transistors




# Bit-weighted Current Mirror



- BWCM starves oscillator transistors
- 8 weighted branches
- Strong process → high PTAT current → lower bit setting → scales BWCM current




# Bit-weighted Current Mirror





- BWCM starves oscillator transistors
- 8 weighted branches
- Strong process → high PTAT current → lower bit setting → scales BWCM current
- Off transistors → leakage current dominates
- Leakage control

# Bit-weighted Current Mirror





- Leakage control
- Transistor gate tied to 0.5 V
- Negative  $V_{GS}$  reduces leakage






# System Diagram






# Current Controlled Oscillator





- NMOS-only CCO
- Its drive strength is process trimmed
- Frequency determined by  $I_{BWCM}$  and  $C_L$  (MIM cap)






# System Diagram







# Digital Block




- Digitally synthesized using low leakage high- $V_t$  logic
- 2 counters: fixed and variable
- Fixed counts system clock cycles and asserts *done*
- Variable counts CCO clock cycles until *done*
- Output: digital code






# Results




- Frequency vs. temperature w/o process trimming



# Results




- Frequency vs. temperature w/o process trimming
- To measure inaccuracy
  - Set B<0:7> to control BWCM
  - Set P<0:3> to control drive strength
  - 2-point calibration at 10°C and 80°C
- Inaccuracy
  - Mean = +1.0/-1.2 °C
  - Max = +1.5/-1.7°C
- Resolution
  - Programmable counters enable resolution-power trade-off
  - 0.008°C/LSB



# Results


- Supply noise variation
  - $0.032^{\circ}\text{C}/\text{mV}$
  - Improved by decoupling capacitors
  - Focus on low-load systems, LDO can provide well-controlled supply
- Power consumption
  - Core power = 18 nW at 0.2 V
  - Total power ( + locking circuit, + level shifters, + digital block at 0.5 V ) = 23 nW
  - Lower sampling rate → further power savings



# Comparison with Prior-art


| Work                                                                | Node<br>( $\mu\text{m}$ ) | $V_{DD}$<br>(V) | Inaccuracy                           | Power<br>(nW) | Energy/<br>conversion |
|---------------------------------------------------------------------|---------------------------|-----------------|--------------------------------------|---------------|-----------------------|
| This work                                                           | 0.13                      | 0.2,0.5         | +1.5/-1.7°C                          | 23            | 0.23nJ                |
| S. Jeong et al<br>JSSCC 2014 [4]                                    | 0.18                      | 1.2             | +1.3 /-1.4 °C                        | 71            | 2nJ                   |
| S.C. Luo et al<br>TCASI-2014[9]                                     | 0.18                      | 0.5,1           | +1/-0.8 °C<br>(-10-30°C)             | 120           | 3.6nJ                 |
| Y. S. Lin et al<br>CICC-2008[10]                                    | 0.18                      | 1               | +3/-1.6 °C                           | 220           | 22nJ                  |
| M. K. Law et al<br>TCASII-2009[11]                                  | 0.18                      | 1.2             | +1/-0.8 °C                           | 405           | 0.41nJ                |
| K. Souri et al<br>ISSCC-2012[6]                                     | 0.16<br>DTMOST            | 0.85            | +/-0.4°C(3 $\sigma$ )<br>(-40-125°C) | 600           | 3.6nJ                 |
| Node is CMOS and sensor range is 0-100°C unless mentioned otherwise |                           |                 |                                      |               |                       |

- 3x lower power than recent work [4]
- Comparable inaccuracy to recent work [4]



# Conclusion


- ULP temperature sensor for IoT applications
- Core operates down to 0.2 V, digital block at 0.5 V
- Sub- $V_t$  operation of PTAT
- BWCM resists process-induced power variations
- System power consumption = 23 nW
- Max inaccuracy = +1.5/-1.7°C from 0°C to 100°C with a 2-point calibration
- The analog core is 150x100 $\mu\text{m}^2$  and the total system is 250x250 $\mu\text{m}^2$



# References

- [1] Fan Zhang; Miyahara, Y.; Otis, B.P., "Design of a 300-mV 2.4-GHz Receiver Using Transformer-Coupled Techniques," *Solid-State Circuits, IEEE Journal of* , vol.48, no.12, pp.3190,3205, Dec. 2013
- [2] Shrivastava, A.; Craig, K.; Roberts, N.E.; Wentzloff, D.D.; Calhoun, B.H., "5.4 A 32nW bandgap reference voltage operational from 0.5V supply for ultra-low power systems," *Solid- State Circuits Conference - (ISSCC), 2015 IEEE International* , vol., no., pp.1,3, 22-26 Feb. 2015
- [3] A. Shrivastava, D. Wentzloff, and B. H Calhoun "A 10mV-input boost converter with inductor peak current control and zero detection for thermoelectric energy harvesting," IEEE Custom Integrated Circuits Conference (CICC), 2014
- [4] Seokhyeon Jeong; Zhiyoong Foo; Yoonmyung Lee; Jae-Yoon Sim; Blaauw, D.; Sylvester, D., "A Fully-Integrated 71 nW CMOS Temperature Sensor for Low Power Wireless Sensor Nodes," *Solid-State Circuits, IEEE Journal of* , vol.49, no.8, pp.1682,1693, Aug. 2014
- [5] Klinefelter, A., N. E. Roberts, Y. Shakhsher, P. Gonzalez, A. Shrivastava, A. Roy, K. Craig, M. Faisal, J. Boley, S. Oh, et al., "A 6.45  $\mu$ W Self-Powered IoT SoC with Integrated Energy-Harvesting Power Management and ULP Asymmetric Radios", *Solid- State Circuits Conference - (ISSCC), 2015 IEEE International* , Feb. 2015
- [6] Souri, K.; Youngcheol Chae; Thus, F.; Makinwa, K., "12.7 A 0.85V 600nW all-CMOS temperature sensor with an inaccuracy of  $\pm 0.4^{\circ}\text{C}$  (3 sigma) from  $-40$  to  $125^{\circ}\text{C}$ ," Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International , vol., no., pp.222,223, 9-13 Feb.
- [7] Shrivastava, A.; Calhoun, B.H., "A 150nW, 5ppm/ $^{\circ}\text{C}$ , 100kHz On-Chip clock source for ultra low power SoCs," *Custom Integrated Circuits Conference (CICC), 2012 IEEE* , vol., no., pp.1,4, 9-12 Sept. 2012
- [8] Shien-Chun Luo; Ching-Ji Huang; Yuan-Hua Chu, "A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer," *Circuits and Systems I: Regular Papers, IEEE Transactions on* , vol.61, no.6, pp.1656,1665, June 2014
- [9] M. K. Law, A. Bermak and H. C. Luong, "A Sub- $\mu$ W Embedded CMOS Temperature Sensor for RFID Food Monitoring Application", *IEEE Journal of Solid-State Circuits*, vol. 45, no. 6, pp.1246-1255, 2010
- [10] Yu- Shiang Lin; Sylvester, D.; Blaauw, D., "An ultra low power 1V, 220nW temperature sensor for passive wireless applications," *Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE* , vol., no., pp.507,510, 21-24 Sept. 2008
- [11] Law, M.K.; Bermak, A., "A 405-nW CMOS Temperature Sensor Based on Linear MOS Operation," *Circuits and Systems II: Express Briefs, IEEE Transactions on* , vol.56, no.12, pp.891,895, Dec. 2009.
- [12] Souri, K.; Youngcheol Chae; Makinwa, K., "A CMOS temperature sensor with a voltage-calibrated inaccuracy of  $\pm 0.15^{\circ}\text{C}$  ( $3\sigma$ ) from  $-55$  to  $125^{\circ}\text{C}$ ," *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International* , vol., no., pp.208,210, 19-23 Feb. 2012





# Questions?