

# A 1pJ/bit Bypass-SPI Interconnect Bus with I<sup>2</sup>C Conversion Capability and 2.3nW Standby Power for Fabric Sensing Networks

Xinjian Liu, Zhenghong Chen, Nugaira Gahan Mim, Anjali Agrawal, and Benton H. Calhoun

Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA

Email: {xl5sp, qus9bh, ehj4xw, jna3na, bcalhoun}@virginia.edu

**Abstract**—Enabling self-powered in-fiber or in-textile sensing systems necessitates the development of a compact, highly expandable, and ultra-low-power (ULP) communication protocol. This work presents an ULP “bypass-SPI” chip-to-chip interconnect bus designed specifically for fabric-based network communication, requiring only a fixed set of four wires. This interconnect bus allows the chips to bypass the interconnect signals to the downstream chips using a dedicated bypass procedure, facilitating small form factors. A voltage and direction controller is integrated on-chip, which allows the expansion of interconnect signals in multiple directions, supporting mesh-style distributed fiber networks and enabling voltage shifting. Moreover, this interconnect bus is synthesizable, compatible with the standard SPI interfaces, and can be converted into an I<sup>2</sup>C protocol, significantly improving its flexibility. Fabricated in 65nm CMOS technology, measurements of the chip show that the chip achieves a minimum standby power of 2.3 nW and reduces the energy per cycle by over 17× down to 1 pJ/bit, compared to prior art. The communication between bypass-SPI chips and a RISC-V SoC is also measured, confirming the suitability of this interconnect bus for energy- and space-constrained fabric-based sensing applications.

**Keywords**—communication protocol, interconnect bus, fabric system, network communication, bypass-SPI, I<sup>2</sup>C, ultra-low-power.

## I. INTRODUCTION

Aggressive power and size reduction of modern internet-of-things (IoT) systems-on-chip (SoCs) has opened possibilities for the development of self-powered fiber computers that are integrated so thoroughly into fibers that they are invisible in the garment. These computers offer sensing and computation capabilities for applications such as on-body sensing, smart cables/carpet, and invisible surveillance [1]. However, the design of interconnect buses within the confined space of mm-scale dimensions presents significant challenges. These interconnects need to accommodate a fixed wire count for small form factor, ensure high efficiency with nW power consumption for energy saving, and be fully synthesizable and compatible for low-cost adoption. Additionally, in future fabric-based networks that integrate a multitude of electronic components, it is crucial to handle network flexibility in terms of protocol conversion, routing directions, and voltage choices. This flexibility is crucial as different regions of the network may employ their own unique protocols with varying voltage levels and speeds.

Several recent systems achieve system-in-fiber (SiF) operations [1]–[8]. The SiF [1] achieves self-powered Na<sup>+</sup> sensing with a display screen controlled by a 10-bit I/O interface. But it consumes >4 mW power and it is impractical for sensing network due to the increasing complexity of the I/O interface with the number of components. The work in [3] supports self-powered I<sup>2</sup>C communication between SoCs and sensors but needs μW power and relies on bulky batteries. For the microsystems in [4]–[7], although self-powered operation with nanowatt (nW) power and mm-scale size are achieved, they all need a dedicated base station to power, communicate, and program the SoCs, which limited inter-SoC communication. More recently, a study in [8] achieves nW operation, full autonomy, and asynchronous in-fiber SPI communication, but the SoC can only communicate with the adjacent SoCs in one dimension, limiting the expandability and speed. As a result, none of the prior SiFs or microsystems can support flexible chip-to-chip communication in a fabric-based sensing network.

In addition, existing bus standards failed to address this limitation. Open-drain/collector-based designs (e.g., I<sup>2</sup>C [9]) allow the devices to drive 0 on the bus. This results in high active power consumption due to the large current flowing through the pull-up resistor when the bus is driven low. A low power variant of I<sup>2</sup>C [10] was proposed to replace the pull-up resistors with logic circuits to reduce active power, but it still requires a local clock running 5× faster than the bus clock and custom design, limiting its scalability. Another variation, a 1-wire bus [11], uses only one wire to power and communicate, saving space. But the data transmission relies on driving the lines to 0 for different period of time, which limits the maximal transmission rate to 16.3 kbps and requires strict timing. The SPI protocol [12], while not having the pull-up overhead, requires a chip-select signal for each slave chip, resulting in an excessive number of wires and violating the area constraints. The daisy-chained SPI variation, eliminates the chip-select overhead but introduces a significant overhead when sending a command to a device, as the command buffer of all the devices in between must be filled. Recently, Mbus [13] is proposed specifically designed for microscale system achieving low power and a fixed wire count. However, it is a complex protocol that lacks compatibility with most commercial standards, thereby hindering its adoption in various applications. Therefore, fabric systems have a pressing need for new interconnect buses that meet the challenges of fixed




Fig. 1. (a) the block diagram of the proposed bypass-SPI chip. (b) The connection and architecture of a fabric sensing network enabled by the bypass-SPI chips.

wire count, ultra-low-power (ULP), compatibility, and flexibility in protocol conversion, signal re-routing, and voltage choices for fabric-based sensing network.

This paper proposes a synthesizable ULP interconnect scheme that expands on a SPI protocol to allow communication to any nodes sharing the SPI bus without needing chip select signals. Called bypass-SPI, this scheme gives a low overhead way to configure and operate a network of in-fiber or in-textile devices with multiple convenient features. These features include master-to-multi-slave communication using only 4 fixed wires, support for direction expansion and voltage level shifting, protocol (I<sup>2</sup>C) conversion, compatibility with standard SPI protocol, as well as integrated ID-check and ID-update functions for dynamic chip identification (ID) allocation and management without the reliance on non-volatile memories or complex factory pre-programming [14]. Fabricated in 65 nm CMOS, this chip achieves a minimum of 2.3 nW standby power, a maximum operating speed of 1.5 MHz at 0.6 V, and a minimum of 0.9 pJ/bit energy consumption, demonstrating its low power consumption, high throughput, and high energy efficiency. Three of the chips were tested with a RISC-V SoC, showing its expandability, I<sup>2</sup>C conversion capability, and compatibility with a modern SoC and the standard SPI protocol.

## II. SYSTEM ARCHITECTURE AND IMPLEMENTATION

### A. System Overview

Fig. 1(a) shows the block diagram of the proposed bypass-SPI chip. The chip includes a bypass-SPI (slave) controller, a voltage and direction controller (VDC), a pW temperature sensor [15], a power-on-reset (POR) block, an I<sup>2</sup>C converter, a pull-up/down block, a clock for I<sup>2</sup>C, and an LDO with bias generator (BG). The entire system operates using a single supply voltage, V<sub>DD1P2</sub> (1.2 V). The on-chip nW LDO with the BG generates an internal V<sub>LDO</sub> (0.6 V) to power all the components on-chip except for the level-shifters (LS) in the VDC, which are powered by the V<sub>DD1P8</sub>. The bypass-SPI chip has one input SPI port (SPI<sub>IN</sub>) and two output ports (SPI<sub>OUT1</sub> and SPI<sub>OUT2</sub>) as well as an I<sup>2</sup>C interface (SDA, SCL). With the proposed VDC, the signals from the SPI<sub>IN</sub> can be bypassed and level-shifted to either SPI<sub>OUT1</sub> or SPI<sub>OUT2</sub>. The I<sup>2</sup>C converter can convert the SPI signals to SCL/SDA lines, facilitating I<sup>2</sup>C communication. With all these functions integrated on-chip, the chip can provide a fully self-contained, expandable, and

flexible communication solution for fabric-based sensing networks. In addition, as shown in Fig. 1(b), the proposed bypass-SPI chip empowers the SPI master to establish communication with any device within the network. Additionally, the SPI-to-I<sup>2</sup>C conversion capability enables network-to-network communication.

### B. Voltage and Direction Controller for Expandability

Fig. 2 shows the schematic of the voltage and direction controller. Two control signals, SEL<sub>DIR</sub> and SEL<sub>VOL</sub>, are utilized to control the bypass direction and interface voltage. The direction controller utilizes AND gates to determine the appropriate bypass direction. The voltage controller (VC) incorporates multiple LS and transmission gates to control the voltage level of the SPI<sub>OUT1,2</sub> among 0.6 V, 1.2 V, and 1.8 V. By default, the SEL<sub>VOL</sub> is 0 such that no LS is enabled, and the SPI output ports work at 0.6 V. Since the MISO<sub>OUT</sub> line does not need voltage up-shifting, a digital buffer is used for this line. To avoid floating voltages and short circuit current, the EN<sub>ZERO</sub> signal by default is set high to ensure the SS, SCLK, and MOSI are set to 0. This digital implementation with LSs contributes to the low power consumption at sub-nW levels.




Fig. 2. The schematic of the voltage and direction controller (VDC).

### C. Bypass-SPI Control Algorithm and Chip-ID Setup

Fig. 3 (a) demonstrates the flow chart of the bypass-SPI control algorithm. The bypass-SPI supports five commands: *global control*, *ID check*, *ID update*, *write*, and *read*. When a SPI master intends to talk to a bypass-SPI chip, two methods can initiate the conversation. The first method involves checking the chip's ID by sending a specific *ID check* command followed by the chip's ID. Each chip has a dedicated register to store the chip ID, ID<sub>LOCAL</sub>. If the ID sent by the master matches with the ID<sub>LOCAL</sub>, the bypass-SPI chip sets the

CHK<sub>IN</sub> signal to high, indicating that it has been selected (enabled). Then the bypass-SPI chip becomes responsive to the *read*, *write*, and *ID update* commands from the master. Conversely, when the CHK<sub>IN</sub> signal is low, the bypass-SPI chip ignores these commands. The other method is to use the *global control* command which has higher priority than other commands. This command allows the master to write data into all the bypass-SPI chips it has access to in a broadcast fashion. Once the master successfully selects (enables) the bypass-chip with the correct chip ID, it can modify the SEL<sub>VOL</sub> and SEL<sub>DIR</sub> registers to decide the bypass direction and interface voltages. Furthermore, the master can enable the I<sup>2</sup>C converter by modifying the DATA<sub>SPI-I2C</sub> to convert from SPI to I<sup>2</sup>C, further improving the expandability and compatibility.




Fig. 3. (a) the flow chart of the proposed bypass-SPI control algorithm. (b) the procedure and example of chip ID setup.

In addition, these functions and commands enable flexible chip ID setup and management. They facilitate the convenient integration of new devices and bypass-SPI chips into a networked system. Fig. 3(b) shows the chip ID setup procedure. Initially, all the bypass-SPI chip IDs are 0 after fabrication, and their bypass functions remain disabled. Therefore, the SPI master can only access the nearest bypass SPI chip, which is chip1 in Fig. 3(b). The SPI master needs to select (enable) it by using chip ID "0". Then, it can update chip1's chip ID to a non-zero value and modify the SEL<sub>DIR</sub> register value to bypass the signals to chip2. Since the default chip ID of chip2 is also 0, the SPI master can repeat the previous process to check ID with chip2, update its ID and access the bypass-SPI chips farther away. In this design, the command width is set to 8 bits and the chip ID is set to 4 bits. Fig. 3 (b) also provides an example of how to update the chip ID.

#### D. I<sup>2</sup>C Conversion

To achieve SPI-to-I<sup>2</sup>C conversion, the I<sup>2</sup>C converter block incorporates a I<sup>2</sup>C master and slave based on [16]. Through the DATA<sub>SPI-I2C</sub> and DATA<sub>I2C-SPI</sub> data bus, the SPI master can talk to the bypass-SPI controller to change the data value on the DATA<sub>SPI-I2C</sub> buses to enable either the I<sup>2</sup>C master or slave. The required data set is transferred to the I<sup>2</sup>C converter over the DATA<sub>SPI-I2C</sub> bus, including the write/read enable signals, Chip ID, register address, etc. Furthermore, a small 64-bit buffer is added, allowing the SPI master to read data that the I<sup>2</sup>C received and stored when the I<sup>2</sup>C acts as a slave. This buffer is small for testing purposes but can be enlarged for improved performance if needed.

### III. MEASUREMENT RESULTS




Fig. 4. Chip micrograph of the bypass-SPI chip.

The bypass-SPI chip is fabricated in 65 nm CMOS technology with an active area of only 0.084 mm<sup>2</sup>. Fig. 4 shows the chip micrograph of the bypass-SPI chip.

#### A. System Behaviors with an ULP RISC-V SoC

An ULP RISC-V SoC [17] is co-tested with three bypass-SPI chips to validate the functionality. The SoC connects the three bypass SPI chips in a serial configuration, as shown in the top of Fig. 5. The SPI interfaces between these chips from left to right are SPI<sub>A</sub> to SPI<sub>D</sub>. The bottom of Fig. 5 shows the measured waveform for the chip-to-chip communication. Here, we only show the SCLK and MOSI lines to be concise. The SoC first checks ID with the bypass SPI chip1 and updates its chip ID. Then the SEL<sub>VOL</sub>, and SEL<sub>DIR</sub> are modified by the SoC to bypass the signals to the second bypass-SPI chip. By iteratively repeating the process, the SoC can assign each slave chip a unique ID. After the ID setup, the bypass chain is built and the SoC can easily communicate with any of the chips within the chain. The SoC sends ID check commands with chip1's ID and changes the SEL<sub>VOL</sub> to control the interface voltage. All slave chips receive these commands, and only chip1 responds and alters the voltage of the SPI port from 1.2 V to 0.6 V. The functionality of the global control command was also validated, as all chips in the chain executed the command to up-shift the interface voltage back to 1.2 V.

#### B. Power Consumption and Energy Efficiency

The quiescent power of the bypass-SPI and I<sup>2</sup>C converter are measured across supply voltage, as shown in Fig. 6 (a), with VDD<sub>IP8</sub> connected to GND. The bypass-SPI controller with the VDC achieves a 1.26 nW quiescent power.



Meanwhile, the I<sup>2</sup>C converter, including the pull-up/down blocks and clock, achieves a 1 nW quiescent power. Therefore, the overall chip demonstrated a quiescent power of 2.26 nW. The measured active power and energy per bit,  $E_{PB}$ , is shown in Fig. 6 (b)(c). When the LS is disabled and the SPI interfaces are operating at the  $V_{LDO}$  domain, the chip achieves a minimum  $E_{PB}$  of 1 pJ/bit at 50 kHz, and 0.6 V VDD during data writing. The chip also achieves a maximal operating frequency of 125 kHz with 91 nW active power at 0.7 V (limited in this chip by the driving ability of the PAD driver). When the LS is enabled to up-convert the SPI signals to 1.2 V, the system can work at a higher frequency of 1 MHz at 0.6 V. In post-APR simulation, the bypass SPI can support >100 MHz operation at 1.2 V.




Fig. 5. The testing setups and measured timing waveform for chip-to-chip communication.

### C. Comparison with the state-of-the-art

Table I compares the proposed bypass-SPI interconnect bus with the state-of-the-art custom protocols for mm-scale system. Our interconnect bus offers full duplex and the highest energy efficiency of 1pJ/bit, which is more than 17 $\times$  lower than the previous art. Besides, it is compatible with the standard SPI protocol, fully synthesizable, and can support chip ID management, which shows better flexibility and scalability. By eliminating the pull-ups and operating at a low supply voltage, our bypass-SPI achieves a 2.3 nW quiescent power at 0.4 V and 91 nW active power at 125 kHz with a VDD of 0.7 V. By integrating the I<sup>2</sup>C converter, POR, BG, and LDO on-chip, this chip is fully self-contained and provides an excellent solution for the next generation fabric-based sensing networks.




Fig. 6. (a) Measured and simulated leakage power of the bypass-SPI and I<sup>2</sup>C converter across VDD. (b) The active power and energy per bit of the chip across frequency without voltage level-shifting and (c) with 1.2 V LS.

Table I: Comparison of the state-of-the-art for mm-scale applications.

	1-Wire [11]	Mbus [13]	Lee-I2C [10]	This Work
Number of Lines	1 with pull-ups	2	2	4
Data Transfer	Half duplex	Half duplex	Half duplex	Full duplex
No. of Master Devices	Single	Multiple	Multiple	Single
Devices ID Management	No	No	No	Yes
Standby Power	N/R	8nW@Bus System	<11nW	2.3nW
Synthesizable	Yes	Yes	No	Yes
Broadcast Messages	No	Yes	No	Yes
Compatibility	No	No	With Standard I2C	With Standard SPI
Energy Efficiency	N/R	17.6pJ/bit	88pJ/bit	1pJ/bit

## IV. CONCLUSION

To achieve ULP wire communication in a mm-scale fabric-based sensing network with high energy efficiency, compatibility with commercial standards, and flexible expandability, this work designed a dedicated 4-wire bypass-SPI interconnect bus and proposed a 2.3 nW custom chip that supports the bypass-SPI protocol, I<sup>2</sup>C conversion, signal rerouting, interface level shifting and chip ID management. The measurements show that the bypass-SPI chip achieves the highest energy efficiency of 1 pJ/bit, 1 MHz operating frequency at 0.6 V, and successful communication with an RISC-V SoC, demonstrating its reliability and deployability in real applications.

## ACKNOWLEDGMENT

This material is based upon work supported by the Under Secretary of Defense for Research and Engineering under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions, or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the Under Secretary of Defense for Research and Engineering.

## REFERENCES

- [1] Kim, J., Campbell, A.S., de Ávila, B.E.F. et al. "Wearable biosensors for healthcare monitoring", *Nature Biotech.*, vol. 37, issue 4, pp. 389-406, Apr. 2019.
- [2] Yin, L., Kim, K.N., Lv, J. et al. "A self-sustainable wearable multi-modular E-textile bioenergy microgrid system", *Nature Comm.*, vol. 12, issue 1, pp. 1542–1553, Mar. 2021.
- [3] G. Loke et al., "Digital Electronics in Fibres Enable Fabric-Based Machine-Learning Inference," *Nature Comm.*, vol. 12, pp. 3317–3325, Jun. 2021.
- [4] S. O'Driscoll et al., "A  $200\mu\text{m} \times 200\mu\text{m} \times 100\mu\text{m}$ , 63nW, 2.4GHz injectable fully monolithic wireless bio-sensing system," in *IEEE RFIC*, Honolulu, HI, USA, 2017, pp. 256-259.
- [5] X. Wu et al., "A 0.04mm<sup>3</sup> 16nW Wireless and Batteryless Sensor System with Integrated Cortex-M0+ Processor and Optical Communication for Cellular Temperature Measurement," in *IEEE Symp. VLSI Circuits Dig.*, Honolulu, HI, USA, 2018, pp. 191-192.
- [6] L. Xu et al., "A  $210 \times 340 \times 50\mu\text{m}$  Integrated CMOS System for Micro-Robots with Energy Harvesting, Sensing, Processing, Communication and Actuation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, 2022, pp. 1-3.
- [7] J. Lim et al., "A Light-Tolerant Wireless Neural Recording IC for Motor Prediction with Near-Infrared-Based Power and Data Telemetry," *IEEE J. Solid-State Circuits*, vol. 57, no. 4, pp. 1061-1074, April 2022.
- [8] X. Liu et al., "A Self-Powered SoC with Distributed Cooperative Energy Harvesting and Multi-Chip Power Management for System-in-Fiber," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, 2023, pp. 236-238.
- [9] NXP Semiconductors (2021). "I2C-bus specification and user manual", volume 6. NXP Semiconductor.
- [10] Y. Lee et al., "A Modular 1mm<sup>3</sup> Die-Stacked Sensing Platform with Optical Communication and Multi-Modal Energy Harvesting," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, 2012, pp. 402-404, 2012.
- [11] Texas Instruments. "Implementing 1-Wire Enumeration". <https://www.ti.com/lit/an/spma057d/spma057d.pdf?ts=1687119991652>. [Online; accessed 22-June-2023].
- [12] D. Johnson, "Implementing serial bus interfaces using general purpose digital instrumentation," in *IEEE Instrumentation & Measurement Magazine*, vol. 13, no. 4, pp. 8-13, August 2010.
- [13] Y. -s. Kuo et al., "MBus: A 17.5 pJ/bit/chip portable interconnect bus for millimeter-scale sensor systems with 8 nW standby power," *Proc. of the IEEE Custom Integrated Circuits Conference (CICC)*, San Jose, CA, USA, 2014, pp. 1-4.
- [14] Texas Instruments. "C2000™ Unique Device Number". [https://www.ti.com/lit/an/spracd0b/spracd0b.pdf?ts=1687344301145&ref\\_url=https%253A%252F%252Fwww.google.com%252F](https://www.ti.com/lit/an/spracd0b/spracd0b.pdf?ts=1687344301145&ref_url=https%253A%252F%252Fwww.google.com%252F). [Online; accessed 22-June-2023].
- [15] D. Truesdell and B. H. Calhoun, "A 640 pW 22 pJ/sample Gate Leakage-Based Digital CMOS Temperature Sensor with 0.25°C Resolution," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, pp. 1-4, Apr. 2019.
- [16] CSUS senior design-I2C. <https://github.com/csus-senior-design/i2c>. [Online; accessed 22-June-2023].
- [17] X. Liu et al., "A 194nW Energy-Performance-Aware IoT SoC Employing a 5.2nW 92.6% Peak Efficiency Power Management Unit for System Performance Scaling, Fast DVFS and Energy Minimization," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, 2022, pp. 1-3.