Skip to main content
Search form
Search
Robust Low Power VLSI
VLSI Design Group
Navigation
Search This Site
Home
News
People
Projects
Body Sensor Networks
Energy Efficient Circuit Design
Energy Harvesting and Power Management Unit
System-on-Chip
Design Automation
SRAM
Wake-Up Receiver
Others
Archive
Publications
Authors
Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact
Home
News
People
Projects
Body Sensor Networks
Energy Efficient Circuit Design
Energy Harvesting and Power Management Unit
System-on-Chip
Design Automation
SRAM
Wake-Up Receiver
Others
Archive
Publications
Authors
Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact
Home
/
Scalable All-Analog LDOs With Reduced Input Offset Variability Using Digital Synthesis Flow in 65-nm CMOS
Scalable All-Analog LDOs With Reduced Input Offset Variability Using Digital Synthesis Flow in 65-nm CMOS