Robust Low Power VLSI
VLSI Design Group

Navigation

Search This Site

Publications

Export 1 results:
Author Title [ Type(Desc)] Year
Filters: First Letter Of Last Name is Y and Author is F. Yahya  [Clear All Filters]
Journal Article
F. Yahya, Patel, H., Boley, J., Banerjee, A., and Calhoun, B. H., “A Sub-threshold 8T SRAM Macro with 12.29nW/KB Standby Power and 6.24 pJ/access for Battery-Less IoT SoCs”, J. Low Power Electron. Appl. (JLPEA), vol. 6, 2016.