VLSI Design Group


Search This Site



Calhoun, B. H, . Chandrakasan, A. Wang, "Device Sizing for Minimum Energy Operation in Subthreshold Circuits", Custom Integrated Circuits Conference (CICC), ,, 10/2004. 2004_Calhoun_CICC_1.pdf

Calhoun, B. H, . Chandrakasan, "Standby Power Reduction Using Dynamic Voltage Scaling and Flip-Flop Structures", IEEE Journal of Solid-State Circuits (JSSC),volume = 39, ,, 09/2004. jssc04_canary.pdf

Calhoun, B. H, . Chandrakasan, "Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits", International Symposium on Low Power Electronics and Design, ,, 08/2004. 2004_Calhoun_ISLPED.pdf , 2004_Calhoun_islped_slides.pdf

Shih, , B. H. Calhoun, . Chandrakasan, . Cho, S. Lee, "Design Considerations for Energy-Efficient Radios in Wireless Microsensor Networks", Journal of VLSI Signal Processing,volume = 37, ,, 05/2004. FinalJVLSISigProc04.pdf

Calhoun, B. H, . Chandrakasan, . Honore, "A Leakage Reduction Methodology for Distributed MTCMOS", IEEE Journal of Solid-State Circuits (JSSC),volume = 39, ,, 05/2004. jssc04_mtcmos.pdf

Wentzloff, D, B. H. Calhoun, A. Wang, P. Chandrakasan, . Ickes, . Min, "Design Considerations for Next Generation Wireless Power-Aware Microsensor Nodes", International Conference on VLSI Design, ,, 01/2004. 2004_Wentzloff_VLSI_Design.pdf


Calhoun, B, . Chandrakasan, "Standby Voltage Scaling for Reduced Power", Custom Integrated Circuits Conference (CICC), ,, 09/2003. 2003_Calhoun_CICC.pdf

Calhoun, B. H, . Chandrakasan, A. Honore, "Design Methodology for Fine-Grained Leakage Control in MTCMOS", International Symposium on Low Power Electronics and Design (ISLPED), ,, 08/2003. 2003_Calhoun_ISLPED.pdf


Sotiriadis, , . Chandrakasan, B. Calhoun, . Franza, . Bailey, D. Lin, "Fast Algorithm for Clock Grid Simulation", European Solid State Circuits Conference (ESSCIRC), ,, 09/2002. 2002_Callhoun_esscirc.pdf


Shih, , B. H. Calhoun, . Cho, "Energy-Efficient Link Layer for Wireless Microsensor Networks", IEEE Computer Society Workshop on VLSI, ,, 04/2001. 2001_Shih_workshopVLSI.pdf