Robust Low Power VLSI

VLSI Design Group

Search This Site

Publications

Export 1 results:

Filters: Author is J. Meng [Clear All Filters]

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

E

M. Guevara, Marino, M. D., Meng, J., Satyamoorthy, P., Szafaryn, L. G., Wu, P., Meyer, B., Skadron, K., Lach, J., and Calhoun, B. H., “Exploiting Dynamically Changing Parallelism with a Reconfigurable Array of Homogeneous Sub-cores”, in TECHCON, 2010.