VLSI Design Group

Navigation

Search This Site

Publications

Export 22 results:
Author [ Title(Desc)] Type Year
Filters: Author is Anantha Chandrakasan  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
2
B. H. Calhoun and Chandrakasan, A., A 256kb 65nm Sub-threshold SRAM Design for Ultra-low Voltage Operation, IEEE Journal of Solid-State Circuits (JSSC), vol. 42, pp. 680-688, 2007.
B. H. Calhoun and Chandrakasan, A., A 256kb Sub-threshold SRAM in 65nm CMOS, presented at the 02/2006, IEEE International Solid-State Circuits Conference, 2006, pp. 628-629.