VLSI Design Group

Navigation

Search This Site

Publications

Export 1 results:
Author Title [ Type(Desc)] Year
Filters: Author is Paul Sotiriadis  [Clear All Filters]
Conference Paper
P. Sotiriadis, Franza, O., Bailey, D., Calhoun, B., Lin, D., and Chandrakasan, A., Fast Algorithm for Clock Grid Simulation, in European Solid State Circuits Conference (ESSCIRC), 2002, pp. 771-774.