VLSI Design Group

Navigation

Search This Site

Publications

Export 8 results:
Author Title [ Type(Asc)] Year
Filters: Author is S. Nalam  [Clear All Filters]
Conference Paper
S. Nalam, Bhargava, M., Mai, K., and Calhoun, B. H., Virtual Prototyper (ViPro): An Early Design Space Exploration and Optimization Tool for SRAM Designers, in Design Automation Conference (DAC), 2010, pp. 138-143.
S. Nalam, Bhargava, M., Ringgenberg, K., Mai, K., and Calhoun, B. H., A Technology-Agnostic Simulation Environment (TASE) for Iterative Custom IC Design across Processes, in ICCD, 2009, pp. 523-528.
M. Bhargava, Nalam, S., Calhoun, B. H., and Mai, K., An SRAM Prototyping Tool for Rapid Sub-32nm Design Exploration and Optimization, in TECHCON, 2009.
S. Nalam, Chandra, V., Aitken, R. C., and Calhoun, B. H., Dynamic Write Limited Minimum Operating Voltage for Nanoscale SRAM, in Design Automation and Test Europe (DATE), 2011.
S. Nalam and Calhoun, B. H., Asymmetric Sizing in a 45nm 5T SRAM to Improve Read Stability over 6T, in CICC, 2009, pp. 709-712.
S. Nalam, Chandra, V., Pietrzyk, C., Aitken, R. C., and Calhoun, B. H., Asymmetric 6T SRAM with Two-phase Write and Split Bitline Differential Sensing for Low Voltage Operation, in ISQED, 2010, pp. 139-146.
J. Wang, Nalam, S., and Calhoun, B. H., Analyzing Static and Dynamic Write Margin for Nanometer SRAMs, in International Symposium on Low Power Electronics and Design, 2008, pp. 129-134.