Robust Low Power VLSI
VLSI Design Group

Navigation

Search This Site

Publications

Export 2 results:
Author [ Title(Asc)] Type Year
Filters: First Letter Of Title is T and Author is Jiajing Wang  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
T
J. Wang, Singhee, A., Rutenbar, R. A., and Calhoun, B. H., “Two Fast Methods for Estimating the Minimum Standby Supply Voltage for Large SRAMs”, Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 29, pp. 1908-1920, 2010.
J. Wang and Calhoun, B. H., “Techniques to Extend Canary-based Standby VDD Scaling for SRAMs to 45nm and Beyond”, IEEE Journal of Solid-State Circuits, vol. 43, pp. 2514-2523, 2008.