Robust Low Power VLSI

VLSI Design Group

Search This Site

Publications

Export 1 results:

Filters: Author is Ramesh Harjani [Clear All Filters]

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

A

S. Kamineni, Sharma, A., Harjani, R., Sapatnekar, S. S., and Calhoun, B. H., “AuxcellGen: A Framework for Autonomous Generation of Analog and Memory Unit Cells”, in Design, Automation and Test in Europe Conference (DATE), 2023, 2023.

AuxcellGen-A Framework for Autonomous Generation of Analog and Memory Unit Cells.pdf (3.37 MB)