VLSI Design Group

Navigation

Search This Site

Publications

Export 1 results:
Author Title [ Type(Desc)] Year
Filters: Author is Anjana Dissanayake*  [Clear All Filters]
Conference Paper
H. L. Bishop*, Dissanayake*, A., Bowers, S. M., and Calhoun, B. H., An Integrated 2.4GHz -91.5dBm Sensitivity Within-Packet Duty-Cycled Wake-Up Receiver Achieving 2μW at 100ms Latency, in IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA (*Equally-Credited Authors), 2021.