Robust Low Power VLSI
VLSI Design Group

Navigation

Search This Site

Publications

Export 1 results:
[ Author(Desc)] Title Type Year
Filters: Author is N. Liu  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
L
N. Liu and Calhoun, B. H., “Design Optimization of Register File Throughput and Energy using a Virtual Prototyping (ViPro) Tool”, in IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016.