Robust Low Power VLSI
VLSI Design Group

Navigation

Search This Site

Publications

Export 1 results:
[ Author(Desc)] Title Type Year
Filters: Author is Mateja Putic  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
P
M. Putic, Di, L., Calhoun, B. H., and Lach, andJohn, “Panoptic DVS: A Fine-Grained Dynamic Voltage Scaling Framework for Energy Scalable CMOS Design”, in International Conference on Computer Design (ICCD), 2009, pp. 491-497.