TY - CONF T1 - A Double Pumped Single-Line-Cache SRAM Architecture for Ultra-low Energy IoT and Machine Learning Applications T2 - 32nd International Conference on VLSI Design Y1 - 2019 A1 - Arijit Banerjee ED - Benton H. Calhoun JF - 32nd International Conference on VLSI Design ER -