VLSI Design Group

Navigation

Search This Site

Panoptic Dynamic Voltage Scaling (PDVS)

This chip is part of the Panoptic Dynamic Voltage Scaling (PDVS) project and is the first processor to use PDVSThis processor is to our knowledge the first to demonstrate single clock cycle VDD-switching at the component level, integrated VDD dithering [6] for near optimal energy scalability, and the capability to switch efficiently between high performance DVS and subthreshold (sub-VT) modes.