Skip to main content

Search form

Search

Robust Low Power VLSI

VLSI Design Group

Navigation

Search This Site

Home
News
People
Projects
Publications
- Authors
- Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact

Home
News
People
Projects
Publications
- Authors
- Keywords
Resources
Chip Gallery
Awards
Photo Gallery
Contact

Recent Publications

A Sub-µW Energy-Performance-Aware IoT SoC with a Triple-Mode Power Management Unit for System Performance Scaling, Fast DVFS, and Energy Minimization
A 2.3-5.7μW Tri-Modal Self-Adaptive Photoplethysmography Sensor Interface IC for Heart Rate, SpO2 , and Pulse Transit Time Co-Monitoring
A -102 dBm Sensitivity Multi-Channel Heterodyne Wake-Up Receiver with Integrated ADPLL
Distributed Energy Harvesting and Power Management Units for Self-Powered In-Fabric Sensing Networks
A 6nA Fully-Autonomous Triple-Input Hybrid-Inductor-Capacitor Multi-Output Power Management System with Multi-Rail Energy Sharing, All-Rail Cold Startup, and Adaptive Conversion Control for mm-scale Distributed Systems
Scalable All-Analog LDOs With Reduced Input Offset Variability Using Digital Synthesis Flow in 65-nm CMOS

Home / ISSCC-2018, San Francisco

ISSCC-2018, San Francisco

Clockwise From Left to Right: Anjana, Jacob, Sumanth, Ben, Henry, Peng, Rishika, Ningxi, Shuo

151 Engineers Way
Olsson Hall, RM 249
Charlottesville, VA 22904-4743

PHONE: 434-243-2076

FAX: 434-924-8818

EMAIL: [email protected]

SKYPE: bentoncalhoun

Department of Electrical and Computer Engineering

Notice of Non-Discrimination and Equal Opportunity | Report a Barrier | Privacy Policy

© 2024 By the Rector and Visitors of the University of Virginia

Scroll Back to Top Button