VLSI Design Group

Navigation

Search This Site

Improving Dynamic Leakage Suppression Logic with Forward Body Bias in 65nm CMOS