J. Boley, Wang, J., and Calhoun, B. H., “Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM Vmin”, Journal of Low Power Electronics and Applications, 2012.Boley_JLPEA2012.pdf Google ScholarBibTexRTFTaggedMARCXMLRIS
