VLSI Design Group

Navigation

Search This Site

90nm Bulk Test Chip for Panoptic Dynamic Voltage Scaling

In this chip, we implemented a fine grained DVS scheme with local header switches at the sub-block level, in a 90nm CMOS technology. This chip is part of the Panoptic Dynamic Voltage Scaling (PDVS) project and measurements confirmed that overheads from sub-block headers are minimal and provides great potential for energy savings.