VLSI Design Group

Navigation

Search This Site

180nm Fully Depleted SOI For Sub-threshold SRAM Exploration (chip 2 "fat chip")

This chip, designed using the MIT Lincoln Labs FDSOI 180nm technology, is intended to explore sub-VT SRAM and eDRAM. Alternative bit cells for sub-VT operation will be used with circuit assist approaches to determine the optimum conditions.