

# Sub-threshold Sense Amplifier Compensation Using Auto-zeroing Circuitry

Peter Beshay, Benton H. Calhoun  
University of Virginia  
Charlottesville, VA, US 22904

Joseph F. Ryan  
Intel Corporation  
Hillsboro, OR, USA 97124

Voltage offset in SRAM sense amplifiers due to variability causes increased power consumption and degraded performance. The effect is more dominant in the sub-threshold region. In this paper, we propose a circuit that reduces the sense amp offset using an auto-zeroing scheme with automatic temperature, voltage, and aging tracking.

*Offset Compensation, SRAM, Sense Amplifier, and Auto-zeroing.*

## I. INTRODUCTION

Several attempts have been made before to tackle the problem of offset voltage in sense amplifiers (SAs) including redundancy [4], transistor upsizing [3] and digitally controlled compensation [2]. Our approach to eliminating offset is a digital auto-zeroing (DAZ) scheme inspired by analog amplifier offset correction. The main advantages of the approach are the near-zero offset after cancellation and the automatic temperature, voltage, and aging tracking achievable using a repeated offset calibration phase, which makes the design useful in the sub-threshold region due to the high offset voltage sensitivity to supply voltage and temperature variations [1][5].

## II. MISMATCH COMPENSATION USING AUTO-ZEROING CIRCUITRY

Our auto-zeroing scheme uses a split-phase clock and charge pump feedback circuit. Figure 1 shows a conventional latch-based sense amp with PMOS inputs (e.g. to support near- $V_{SS}$  sensing on a low swing bus). Figure 2 shows the auto-zeroing circuit attached to the sense amp. The same scheme can apply to a SA with NMOS inputs in an SRAM. The charge pump circuit is shown in Figure 3. ENI and ENO are the input voltage differential and offset tuning phases respectively. ER1 and ER2 are reset phases. During ER1, a zero differential input is applied to the sense amp. The ENO phase then occurs, and the SA resolves based on its intrinsic offset. The sense amp output is fed to the charge pump circuit that charges the capacitor,  $C_p$ , up or down. During ER2, the differential input is applied to the sense amp. ENI then occurs, and the SA resolves based on the differential input. Note that phases ENR1 and ENO can be omitted or included based on how often recalibration is needed. Transistors MC1 and MC2 control the drive strength of the right side of the sense amp to compensate for the offset. The charge pump controls the drive current in both transistors to equalize the strength of the SA right and left sides to reduce the offset. The offset is compensated with minimal capacitive loading at the output and is independent of input DC bias ( $V_{INDC}$ ).




Figure 1. Latch-based sense amp for near- $V_{SS}$  inputs.




Figure 2. Auto-zeroing circuit attached to the sense amp

## III. VOLTAGE, TEMPERATURE, AND AGING TRACKING

To demonstrate temperature, voltage, and aging tracking, the offset voltage that remains after compensation is calculated for various voltages and temperatures as shown in Figure 4a. Simulations in a commercial 45nm process show that the circuit maintains a constant offset across temperature. The






Figure 8. Strengthening the pull up transistor of the charge pump (left column of sims) reduces the rate at which the SA output switches high relative to equal strength devices (right column). This reduces power consumption.

## VI. OFFSET SENSITIVITY

The sensitivity of the offset compensation depends on the split phases, charge pump circuit, and the output capacitance. The accuracy of the split phases has the dominant influence on the resolution. A small overlap between ENO and ENR2 phases can dramatically degrade the accuracy by connecting M1 and M2 to the supply rails during charging. That leads to a significant increase in the charge pump rate degrading the accuracy as shown in Figure 9b, where the min achieved offset is plotted against the error in split phase timing, measured as the percentage of time overlap between ENO and ENR2. The scheme is also sensitive to variations in the M9 and M10 transistors in the charge pump circuit. They are responsible for charging/discharging  $C_p$ , and so the one with more drive strength determines the final offset value. Figure 9a shows the sensitivity of the offset voltage to the output capacitance  $C_p$ .




Figure 9 a. offset voltage sensitivity to output capacitance b. sensitivity to split phases

The offset voltage is also sensitive to the frequency of the split phase. The increase in the split phase frequency increases the enable signal switching and degrades the compensated offset voltage.

## VII. 45NM TEST CHIP MEASUREMENTS

A test chip fabricated in 45nm technology is used to verify the scheme. The chip contains one regular SA array for benchmarking and another array that uses the auto-zeroing circuit, with  $C_p=0.74\text{pF}$ . Split phase of 1MHz frequency is supplied to the auto-zeroing circuit. Fig 10 shows the measured offset distribution of both banks. The auto-zeroing circuit limited the absolute average value of the offset to 1mV, which coincides with the simulation prediction from Figure 6.




Figure 10 Measured offset voltage distribution a. regular SA b. SA with auto-zeroing circuitry

To verify the offset sensitivity to split phases, the offset is measured for different split phase frequencies. Figure 11 shows the offset voltage values for different split phase frequency.




Figure 11 Measured offset voltage vs. split phase frequency

## VIII. CONCLUSION

We proposed a circuit that is capable of improving sense-amp offset to near zero, which is valuable for sub-threshold operation due to the heightened effect of mismatch. Simulations of the design (0.5V, 1 MHz) show a compensated offset voltage of 1mV, settling time of 37us, and total power consumption of 12nW. Measurements from a test chip fabricated in 45nm technology showed the circuit ability to improve the offset to 1mV using 1MHz split phase frequency and 0.74pF  $C_p$  capacitance.

## IX. REFERENCES

- [1] J. Ryan et al. "Minimizing Offset for Latching Voltage-Mode Sense Amplifiers for Sub-threshold Operation" ISQED 2008.
- [2] M. Bhargava et al. "Low-Overhead, Digital Offset Compensated, SRAM Sense Amplifiers" CICC 2009.
- [3] L. Pileggi et al. "Mismatch Analysis & Statistical Design" CICC 2008.
- [4] N. Verma et al. "A 256 kb 65 nm 8T Sub-threshold SRAM Employing Sense-Amplifier Redundancy" ISSCC 2008.
- [5] Alice Wang et al. "Optimal Supply and Threshold Scaling for Sub-threshold CMOS Circuits" VLSI 2002.