

Asymmetric 6T SRAM with Two-phase Write and Split Bitline Differential Sensing

Satyanand Nalam and Benton H. Calhoun
University of Virginia, Charlottesville, VA

Vikas Chandra, Cezary Pietrzyk, and Robert C. Aitken
ARM, San Jose, CA



Overview

- Motivation
- Asymmetric 6T bitcell
 - Basic Idea
 - Two-phase write
 - Comparison with 6T
- Split BL sensing
 - Basic Idea
 - Comparison with differential sensing
- Conclusions



Motivation

- Low voltage operation \Rightarrow Power \downarrow *BUT*
Read & Write NMs \downarrow
- Improve Read NM \Rightarrow Write NM worsens
and vice-versa
- How to improve both at the same time?
 - Decouple read and write
 - Alternative cells – e.g. 8T




Overview

- Motivation
- Asymmetric 6T bitcell
 - Basic Idea
 - Two-phase write
 - Comparison with 6T
- Split BL sensing
 - Basic Idea
 - Comparison with differential sensing
- Conclusions

Basic Idea

Asymmetric 5T




Problems?


1. Write
2. Single-ended Sensing

1. Asymmetric sizing

3. Large \Rightarrow Good WM, Less Rd & Write delay



5T with Reset



Problems?

1. No col-mux
2. Single-ended Sensing

2. Reset cell to '1'


Asymmetric 6T with dual WLs, iso-area

Sizing approach



 Poly


 Diffusion



$$\begin{aligned}
 W_{6T} &= 2 * (\max (W_{PD}, \\
 &W_{PG}) + W_{PU}) \\
 &= 8.0
 \end{aligned}$$


$$\begin{aligned}
 W_{6T} &= \max (W_{N1}, W_{NA}) \\
 &+ W_{P1} + W_{P2} \\
 &+ \max (W_{N2}, W_{NR}) \\
 &= 8.0
 \end{aligned}$$

Write operation




- Two-step write –
1. Reset all selected cells to '1'
 2. Write '0' where needed

Comparison with 6T: Noise margins




Mean NMs improve across corners and V_{DD}

Comparison with 6T: Noise margins



σ/μ of WNM for '0' and '1' both improve across corners and V_{DD}


Comparison with 6T: Noise margins




From simulation:

- Rd- V_{MIN} ↓ by 21.5%
- Wrt- V_{MIN} ↓ by 4%

Comparison with 6T: Read current and cell leakage



Wider Pull-down
increases I_{READ}




- Data-dependent leakage
- More '0's \Rightarrow less leakage




Overview

- Motivation
- Asymmetric 6T bitcell
 - Basic Idea
 - Two-phase write
 - Comparison with 6T
- **Split BL sensing**
 - Basic Idea
 - Comparison with differential sensing
- Conclusions

Sensing scheme



Comparison with differential sensing



Improved read performance -

- #cells/discharging BL halved
- Better I_{READ}



Overview

- Motivation
- Asymmetric 6T bitcell
 - Basic Idea
 - Two-phase write
 - Comparison with 6T
- Split BL sensing
 - Basic Idea
 - Comparison with differential sensing
- Conclusions



Conclusions

- Asymmetric 6T cell
 - Increased NMs, Lower V_{MIN}
 - Single-ended operation
- Single-ended/pseudo-differential sensing
 - Leverage improved I_{READ}
 - Extensible to any single-ended bitcell