VLSI Design Group


Search This Site


In Press

Liu, N, R. Agarwala, "A 2.5 ppm/°C 1.05 MHz Relaxation Oscillator with Dynamic Frequency-Error Compensation and 8 µs Start-Up Time", IEEE European Solid-State Circuits Conference (ESSCIRC), In Press.

Truesdell, D. S, B. H. Calhoun, "Channel Length Sizing for Power Minimization in Leakage-Dominated Digital Circuits", IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), In Press.


Wooters, N, B. H. Calhoun, N. Blalock, "An Energy-Efficient Subthreshold Level Converter in 130-nm CMOS", IEEE Transactions on Circuits and Systems II,volume = 57, ,, 04/2010. Wooters_TCASII2010.pdf

Calhoun, B H, S. Khanna, S. Arrabi, Y. Shakhsheer, K. Craig, J. Ryan, "REESES: Rapid Efficient Energy Scalable ElectronicS", GOMAC Tech, ,, 03/2010.

Calhoun, B. H, . Ryan, . Khanna, . Putic, . Lach, "Flexible Circuits and Architectures for Ultra Low Power", Proceedings of the IEEE,volume = 98, ,, 02/2010. Calhoun_ProcIEEE_Feb2010.pdf

Guevara, , B. H. Calhoun, . Lach, M D. Marino, J. Meng, P. Satyamoorthy, L G. Szafaryn, . Wu, . Skadron, "Exploiting Dynamically Changing Parallelism with a Reconfigurable Array of Homogeneous Sub-cores", TECHCON, ,, 2010.

Stocking, J B, B H. Calhoun, W C. Eberhardt, Y A. Shakhsheer, J R. Paulus, M. Appleby, "A Capacitance-Based Whisker-like Artificial Sensor for Fluid Motion Sensing", IEEE Sensors, ,, 2010.

Ryan, F, B. H. Calhoun, "A Sub-Threshold FPGA with Low-Swing Dual-VDD Interconnect in 90nm CMOS", Custom Integrated Circuits Conference (CICC), ,, 2010. Ryan_CICC2010.pdf


Qi, , B. H. Calhoun, . Wang, . Stan, "MSN: Memory Sensor for NBTI", Techcon, ,, 09/2009.

Hanson, M A, B H. Calhoun, J. Lach, H C. Powell Jr, A T. Barth, K. Ringgenberg, J H. Aylor, "Body Area Sensor Networks: Challenges and Opportunities", Computer,volume = 42,number = 1, ,, 01/2009. Hanson_Computer2009.pdf

Khanna, , B. H. Calhoun, "Serial Sub-threshold Circuits for Ultra-Low-Power Systems", International Symposium on Low Power Electronics and Design, ,, 08/2009. Khanna_ISLPED09_paper.pdf , Khanna_ISLPED09_slides.pdf

Jocke, , B. H. Calhoun, N. Wooters, N. Blalock, . Bolus, D. Jurik, F. Weaver, "A 2.6-μW Sub-threshold Mixed-signal ECG SoC", Symposium on VLSI Circuits, ,, 06/2009. Jocke_VLSI2009.pdf

Calhoun, B. H, N. Blalock, . Khanna, . Bolus, D. Jurik, F. Weaver, "Sub-threshold Operation and Cross-Hierarchy Design for Ultra Low Power Wearable Sensors", International Symposium on Circuits and Systems, ,, 05/2009. Calhoun_ISCAS2009_wear_slides.pdf , Calhoun_ISCAS2009_wear_paper.pdf

Calhoun, B H, J. Wang, S. Khanna, R. Mann, "Sub-threshold Circuit Design with Shrinking CMOS Devices", International Symposium on Circuits and Systems, ,, 03/2009. Calhoun_ISCAS2009subvt_slides.pdf , Calhoun_ISCAS2009subvt_paper.pdf

Jurik, D, B. H. Calhoun, . Bolus, F. Weaver, N. Blalock., "Mobile Health Monitoring Through Biotelemetry", Bodynets, ,, 01/2009. Jurik_BodyNets2009.pdf

Putic, , B. H. Calhoun, . Di, . Lach, "Panoptic DVS: A Fine-Grained Dynamic Voltage Scaling Framework for Energy Scalable CMOS Design", International Conference on Computer Design (ICCD), ,, 01/2009. 2009_Putic_ICCD.pdf , 2009_Putic_ICCD_slides.pdf

Calhoun, B. H, . Rabaey, "Optimizing Power @ Design Time - Memory", Low Power Design Essentials, ,, 2009.

Calhoun, B. H, . Rabaey, "Optimizing Power @ Standby - Memory", Low Power Design Essentials, ,, 2009.


Wang, , B. H. Calhoun, "Techniques to Extend Canary-based Standby VDD Scaling for SRAMs to 45nm and Beyond", IEEE Journal of Solid-State Circuits,volume = 43, ,, 11/2008. Wang_JSSC2008.pdf

Wang, , B. H. Calhoun, "An Enhanced Adaptive Canary System for SRAM Standby Power Reduction", TECHCON, ,, 09/2008.

Di, , B. H. Calhoun, . Putic, . Lach, "Power Switch Characterization for Fine-Grained Dynamic Voltage Scaling", International Conference on Computer Design, pages 605-611, ,, 08/2008. Di_ICCD2008.pdf