VLSI Design Group

Navigation

Search This Site

Publications

In Press

Liu, N, R. Agarwala, "A 2.5 ppm/°C 1.05 MHz Relaxation Oscillator with Dynamic Frequency-Error Compensation and 8 µs Start-Up Time", IEEE European Solid-State Circuits Conference (ESSCIRC), In Press.

Truesdell, D. S, B. H. Calhoun, "Channel Length Sizing for Power Minimization in Leakage-Dominated Digital Circuits", IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), In Press.

2011

Zhang, , B. H. Calhoun, . Shakhsheer, T. Barth, C. Jr., A. Ridenour, A. Hanson, "Energy Efficient Design for Body Sensor Nodes", Journal of Low Power Electronics and Applications, ,, 04/2011. Zhang_JLPEA2011.pdf

Meyer, B H, B H. Calhoun, J. Lach, K. Skadron, N. George, "Reducing the Cost of Redundant Execution in Safety-Critical Systems using Relaxed Dedication", Design Automation and Test in Europe (DATE), ,, 03/2011. Meyer_DATE2011_paper.PDF

Calhoun, B. H, . Khanna, . Lach, . Zhang, . Craig, . Shakhsheer, "A Sub-Threshold FPGA: Energy-Efficient Reconfigurable Logic", GOMAC Tech, ,, 03/2011.

Nalam, S, B H. Calhoun, V. Chandra, R C. Aitken, "Dynamic Write Limited Minimum Operating Voltage for Nanoscale SRAM", Design Automation and Test Europe (DATE), ,, 03/2011. Nalam_DATE2011_paper.PDF , Nalam_DATE2011_slides.pdf

Calhoun, B. H, . Lach, D. Wentzloff, . Zhang, . Stankovic, . Whitehouse, . Barth, . Li, . Oh, . Roberts, "Body Sensor Networks: A Holistic Approach From Silicon to Users", IEEE Proceedings, ,, 2011. Calhoun_IEEE2011_paper.pdf

Craig, , B. H. Calhoun, . Khanna, . Shakhsheer, "Optimal Power Switch Design for Panoptic Dynamic Voltage Scaling Enabling Subthreshold Operation", Subthreshold Microelectronics Conference, ,, 2011.

Khanna, , . Lach, B. Calhoun, . Craig, . Shakhsheer, . Arrabi, "Stepped Supply Voltage Switching for Energy Constrained Systems", ISQED, ,, 2011. Khanna_ISQED2011_paper.pdf , Khanna_ISQED2011_slides.pdf

Wang, , B. H. Calhoun, . Hoefler, "An Enhanced Canary-based System with BIST for SRAM Standby Power Reduction", Transactions on VLSI Systems (TVLSI), ,, 2011. 2011_WangCalhoun_TVLSI.pdf

Mann, R W, B H. Calhoun, T B. Hook, P. Nguyen, "Non-Random Device Mismatch Considerations in Nanoscale SRAM", IEEE Transactions of VLSI Systems (TVLSI), ,, 2011.

Meyer, B H, B H. Calhoun, K. Skadron, J C. Lach, "Cost-effective Safety and Fault Localization using Distributed Temporal Redundancy", CASES, ,, 2011.

Nalam, , B. H. Calhoun, "5T SRAM with Asymmetric Sizing for Improved Read Stability", JSSC, ,, 2011.

Ryan, J F, S. Khanna, B H. Calhoun, "An Analytical Model for Performance Yield of Nanoscale SRAM Accounting for the Sense Amplifier Strobe Signal", Internation Symposium on Lower Power Electronics and Design (ISLPED), ,, 2011.

2010

Wang, , B. H. Calhoun, . Singhee, A. Rutenbar, "Two Fast Methods for Estimating the Minimum Standby Supply Voltage for Large SRAMs", Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD),volume = 29, ,, 12/2010. 2010_WangCalhoun_TCAD.pdf

Mann, R W, J. Wang, S. Nalam, S. Khanna, G. Braceras, H. Pilo, "Impact of circuit assist methods on margin and performance in 6T SRAM", Journal of Solid State Electronics,volume = 54, ,, 11/2010. Mann_SSE2010.pdf

Wang, , R W. Mann, B H. Calhoun, . Qi, . Stan, . Nalam, "Improving SRAM Vmin and Yield by Using Variation-Aware BTI Stress", CICC, San Jose, CA,, 09/2010. wang_cicc2010_paper.pdf

Calhoun, B. H, . Brooks, "Can Subthreshold and Near-Threshold Circuits Go Mainstream?", IEEE Micro,volume = 30, ,, 06/2010. CalhounBrooks_Micro2010.pdf

Qi, , B. H. Calhoun, . Wang, . Stan, "SRAM-Based NBTI/PBTI Sensor System Design", Design Automation Conference (DAC), San Diego, CA,, 06/2010. Qi_DAC2010_paper.pdf

Nalam, S, B H. Calhoun, M. Bhargava, K. Mai, "Virtual Prototyper (ViPro): An Early Design Space Exploration and Optimization Tool for SRAM Designers", Design Automation Conference (DAC), ,, 06/2010. Nalam_DAC2010_paper.pdf , Nalam_DAC2010_slides.pdf

Calhoun, B. H, . Ryan, . Khanna, . Zhang, . Otis, "System Design Principles Combining Sub-threshold Circuits and Architectures with Energy Scavening Mechanisms", International Symposium on Circuits and Systems (ISCAS), Paris, France,url = http://class6.ee.virginia.edu/bentemp/drupal/files/Calhoun_ISCAS2010.pdf,, 05/2010. Calhoun_ISCAS2010.pdf

Pages