A DC-DC Converter Efficiency Model for System Level Analysis in Ultra Low Power Applications

TitleA DC-DC Converter Efficiency Model for System Level Analysis in Ultra Low Power Applications
Publication TypeJournal Article
Year of Publication2013
AuthorsShrivastava, A., and B. H. Calhoun
Date Published06/2013
Abstract

This paper presents a model of inductor based DC-DC converters that can be used to study the impact of power management techniques such as dynamic voltage and frequency scaling (DVFS). System level power models of low power systems on chip (SoCs) and power management strategies cannot be correctly established without accounting for the associated overhead related to the DC-DC converters that provide regulated power to the system. The proposed model accurately predicts the efficiency of inductor based DC-DC converters with varying topologies and control schemes across a range of output voltage and current loads. It also accounts for the energy and timing overhead associated with the change in the operating condition of the regulator. Since modern SoCs employ power management techniques that vary the voltage and current loads seen by the converter, accurate modeling of the impact on the converter efficiency becomes critical. We use this model to compute the overall cost of two power distribution strategies for a SoC with multiple voltage islands. The proposed model helps us to obtain the energy benefits of a power management technique and can also be used as a basis for comparison between power management techniques or as a tool for design space exploration early in a SoC design cycle.

URLhttp://www.mdpi.com/2079-9268/3/3/215
Citation Key327
AttachmentSize
Ashrivatava_JLPEA_13.pdf739.65 KB