VLSI Design Group

Navigation

Search This Site

An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage Scaling and Power-Gating

Year Published: 
2016
Primary Author: 
Coference, Book, or Journal: 
International Conference on Field-Programmable Technology (ICFPT 2016)
Month Published: 
December, 2018
Publisher: 
IEEE
Organization: 
IEEE
Address: 
Xi\textquoterightan, China
Attachments (historical): 
An Energy-Efficient Near-Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage Scaling and Power-Gating.pdf
Slides.pdf
BibTeX Number: 
405
Pub Type: 
conference