Canary SRAM VMIN Tracking

In this paper, we show the first silicon results of a working 512b canary SRAM using reverse assist in 130nm bulk technology which can be tuned to fail earlier than the 8Kb SRAM fails by tuning the bitline or wordline type reverse assists. We further show that this tuning is possible across voltage, frequency, and temperature variations. We report that the 512b canary SRAM has 60% less power consumption than the 8Kb SRAM at 100MHz.

In this paper, we investigate a reverse write assist circuit scheme that enables the tracking of SRAM write VMIN by using canary SRAM bitcells to track dynamic voltage, temperature fluctuations and aging effects. This circuit ultimately allows us to lower the write VMIN below the worst case corner (SF_85C) VMIN, which saves a minimum of 30.7% energy per cycle at the SS_85C, and a maximum of 51.5% energy per cycle at the FS_85C corner.

Professor Ben Calhoun

Arijit Banerjee

Canary VMIN Tracking - Mahmut Sinangil, Tom Gray, John Poulton(NVIDIA)

Banerjee, A., J. Breiholz, and B. H. Calhoun, "A 130nm Canary SRAM for SRAM Dynamic Write VMIN Tracking across Voltage, Frequency, and Temperature Variations", Custom Integrated Circuits Conference (CICC), San Jose, CA, IEEE, 09/2015.

Banerjee, A., M. Sinangil, J. Poulton, C. T. Gray, and B. H. Calhoun, "A Reverse Write Assist Circuit for SRAM Dynamic Write VMIN Tracking using Canary SRAMs", International Symposium on Quality Electronic Design (ISQED), 02,2014.

CanaryDistShift.PNG18.1 KB
CanaryBLVRA.PNG149.3 KB
CanaryDShift.PNG18.1 KB