Publications

Export 171 results:
Sort by: Author [ Title  (Asc)] Type Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
0
1
Roy, A., P. Grossmann, S. Vitale, and B. Calhoun, "A 1.3μW, 5pJ/cycle sub-threshold MSP430 processor in 90nm xLP FDSOI for energy-efficient IoT applications", International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, IEEE, 2016.  Download: ISQED2016_MSP430_MITLL.pdf (2.16 MB); ISQED_Poster_final.pdf (531.22 KB)
Huang, Y., A. Shrivastava, and B. H. Calhoun, "A 145mV to 1.2V Single Ended Level Converter Circuit for Ultra-Low Power Low Voltage ICs", IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2015.
Shrivastava, A., and B. H. Calhoun, "A 150nW, 5ppm/oC, 100kHz On-Chip Clock Source for Ultra Low Power SoCs", Custom Integrated Circuits Conference, San Jose, IEEE, 09/2012.  Download: M-01.pdf (874.13 KB)
2
Akella, D., A. Shrivastava, and B. H. Calhoun, "A 23 nW CMOS ultra-Low Power Temperature Sensor Operational from 0.2 V", IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, Rohnert Park, CA, IEEE, 10/2015.  Download: A 23 nW CMOS ultra-Low Power Temperature Sensor Operational from 0.2 V.pdf (1.47 MB)
Calhoun, B. H., and A. Chandrakasan, "A 256kb 65nm Sub-threshold SRAM Design for Ultra-low Voltage Operation", IEEE Journal of Solid-State Circuits (JSSC), vol. 42, pp. 680-688, 03/2007.  Download: 2007_Calhoun_JSSC.pdf (1.79 MB)
Calhoun, B. H., and A. Chandrakasan, A 256kb Sub-threshold SRAM in 65nm CMOS, , IEEE International Solid-State Circuits Conference, pp. 628-629, 02/2006.  Download: 2006_Calhoun_ISSCC.pdf (528.34 KB); 2006_Calhoun_ISSCC_Slides.pdf (410.77 KB)
3
4
5