Publications

Export 91 results:
Sort by: Author Title [ Type  (Asc)] Year
Filters: Author is Benton H. Calhoun  [Clear All Filters]
Book
Calhoun, B. H., "Design Principles for Digital CMOS Integrated Circuit Design", The Modular Series of Microelectronic Device & Circuit Design, eds. C. Sodini and R. Howe: NTS Press, 03/2012.
Book Chapter
Calhoun, B. H., C. Schurgers, A. Wang, and A. Chandrakasan, "Low Energy Digital Circuit Design", AmIware: Hardware Drivers of Ambient Intelligence: Springer, 2006.
Calhoun, B. H., James Kao, and A. Chandrakasan, "Power Gating and Dynamic Voltage Scaling", Leakage in Nanometer Technologies: Springer, pp. 41-75, 2006.
Wang, J., and B. H. Calhoun, "Standby Supply Voltage Minimization for Reliable Nanoscale SRAMs", Solid State Circuits Technologies: INTECH, 2010.  Download: 2010_Wang_INTECH.pdf (763.49 KB)
Conference Paper
Lukas, C. J., and B. H. Calhoun, "A 0.38 pJ/bit 1.24 nW Chip-to-Chip Serial Link for Ultra-Low Power Systems", International Symposium on Circuits and Systems (ISCAS), Lisbon, 05/2015.  Download: 2015_Lukas_ISCAS.pdf (616.96 KB)
Shrivastava, A., and B. H. Calhoun, "A 150nW, 5ppm/oC, 100kHz On-Chip Clock Source for Ultra Low Power SoCs", Custom Integrated Circuits Conference, San Jose, IEEE, 09/2012.  Download: M-01.pdf (874.13 KB)
Akella, D., A. Shrivastava, and B. H. Calhoun, "A 23 nW CMOS ultra-Low Power Temperature Sensor Operational from 0.2 V", IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, Rohnert Park, CA, IEEE, 10/2015.  Download: A 23 nW CMOS ultra-Low Power Temperature Sensor Operational from 0.2 V.pdf (1.47 MB)
Calhoun, B. H., and A. Chandrakasan, A 256kb Sub-threshold SRAM in 65nm CMOS, , IEEE International Solid-State Circuits Conference, pp. 628-629, 02/2006.  Download: 2006_Calhoun_ISSCC.pdf (528.34 KB); 2006_Calhoun_ISSCC_Slides.pdf (410.77 KB)
Roy, A., and B. H. Calhoun, "A 71% Efficient Energy Harvesting and Power Management Unit for Sub-µW Power Biomedical Applications", 2017 IEEE Biomedical Circuits and Systems Conference (BioCAS), Turin, Italy, IEEE, 2017.
Wang, J., and B. H. Calhoun, "Canary Replica Feedback for Near-DRV Standby VDD Scaling in a 90nm SRAM", Custom Integrated Circuits Conference (CICC), pp. 29-32, 00/09/2007.  Download: 2007_Wang_CICC.pdf (272.92 KB); 2007_Wang_CICC_Slides.pdf (221.71 KB)
Calhoun, B. H., and A. Chandrakasan, "Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits", International Symposium on Low Power Electronics and Design, pp. 90-95, 08/2004.  Download: 2004_Calhoun_ISLPED.pdf (295.91 KB); 2004_Calhoun_ISLPED_Slides.pdf (579.5 KB)
Yahya, F. B., H. N. Patel, V. Chandra, and B. H. Calhoun, "Combining SRAM Read/Write Assist Techniques for Near/Sub-Threshold Voltage Operation", 6th Asia Symposium on Quality Electronic Design (ASQED 2015), Kuala Lumpur, Malaysia, 08/2015.  Download: asQED2015_Yahya_Rev5.pdf (223.24 KB); asQED2015_Yahya_Pres_Rev1.pdf (1.29 MB)
Calhoun, B. H., F. A. Honore, and A. Chandrakasan, "Design Methodology for Fine-Grained Leakage Control in MTCMOS", International Symposium on Low Power Electronics and Design (ISLPED), pp. 104-109, 08/2003.  Download: 2003_Calhoun_ISLPED.pdf (172.33 KB)