Publications

Export 20 results:
Sort by: [ Author  (Asc)] Title Type Year
Filters: First Letter Of Last Name is S  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R [S] T U V W X Y Z   [Show ALL]
S
Shrivastava, A., and B. H. Calhoun, "A 150nW, 5ppm/oC, 100kHz On-Chip Clock Source for Ultra Low Power SoCs", Custom Integrated Circuits Conference, San Jose, IEEE, 09/2012.  Download: M-01.pdf (874.13 KB)
Sotiriadis, P., O. Franza, D. Bailey, B. Calhoun, D. Lin, and A. Chandrakasan, "Fast Algorithm for Clock Grid Simulation", European Solid State Circuits Conference (ESSCIRC), pp. 771-774, 09/2002.  Download: 2002_Callhoun_ESSCIRC.pdf (1018.66 KB)