- Self-Powered Systems
- Body Sensor Networks
- Energy Efficient Circuits
- Chip Gallery
- Photo Gallery
"A Tunnel FET Design for High-Current, 120 mV Operation", IEDM, In Press.
"A 1.3μW, 5pJ/cycle sub-threshold MSP430 processor in 90nm xLP FDSOI for energy-efficient IoT applications", International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, IEEE, 2016.
"Exploring Circuit Robustness to Power Supply Variation in Low-Voltage Latch and Register-Based Digital Systems", IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, Canada, IEEE, 2016.
"Optimizing SRAM Bitcell Reliability and Energy for IoT Applications", International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, IEEE, 2016.
"A 0.2 V, 23 nW CMOS Temperature Sensor for Ultra-Low-Power IoT Applications", J. Low Power Electron. Appl. (JLPEA), vol. 6, issue 2, 2016.
"A 1.5nW, 32.768kHz XTAL Oscillator Operational from 0.3V Supply", IEEE Journal of Solid-State Circuits (JSSC), vol. 51, issue 3, 2016.
"A 236nW -56.5dBm Sensitivity Self-Powered Bluetooth Low-Energy Wakeup Receiver in 65nm CMOS", IEEE International Solid-State Circuits Conference (ISSCC), 2016.
"A 36nW, 7 ppm/oC Fully On-Chip Clock Source System for Ultra-Low Power Applications", Journal of Low Power Electronics and Applications (JLPEA), vol. 6, issue 2, 2016.
"A 55nm Ultra Low Leakage Deeply Depleted Channel Technology Optimized for Energy Minimization in Subthreshold SRAM and Logic", European Solid State Circuits Conference (ESSCIRC), 2016.
"A Design and Theoretical Analysis of a 145 mV to 1.2 V Single-Ended Level Converter Circuit for Ultra-Low Power Low Voltage ICs", J. Low Power Electron. Appl. (JLPEA), vol. 6, issue 3, 2016.
"Design Optimization of Register File Throughput and Energy using a Virtual Prototyping (ViPro) Tool", IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016.
"Development of an artificial sensor for hydrodynamic detection inspired by a seal's whisker array", Bioinspiration and Biomimetics, 2016.
"Improving Reliability and Energy Requirements of Memory in Body Sensor Networks.", International Conference on VLSI Design, Kolkata, India, IEEE, 2016.
"A Sub-threshold 8T SRAM Macro with 12.29nW/KB Standby Power and 6.24 pJ/access for Battery-Less IoT SoCs", J. Low Power Electron. Appl. (JLPEA), vol. 6, issue 2, 2016.
"A 6.45μW Self-Powered SoC with Integrated Energy-Harvesting Power Management and ULP Asymmetric Radios for Portable Biomedical Systems", IEEE Transactions on Biomedical Circuits and Systems, vol. 9, issue 6, pp. 862-874, 12/2015.
"A 23 nW CMOS ultra-Low Power Temperature Sensor Operational from 0.2 V", IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, Rohnert Park, CA, IEEE, 10/2015.
"A 130nm Canary SRAM for SRAM Dynamic Write VMIN Tracking across Voltage, Frequency, and Temperature Variations", Custom Integrated Circuits Conference (CICC), San Jose, CA, IEEE, 09/2015.
"Optimizing energy efficient low-swing interconnect for sub-threshold FPGAs", 2015 25th International Conference on Field Programmable Logic and Applications (FPL), London, UK, 09/2015.
"Using island-style bi-directional intra-CLB routing in low-power FPGAs", 25th International Conference on Field Programmable Logic and Applications (FPL), 09/2015.
"A 10mV-Input Boost Converter with Inductor Peak Current Control and Zero Detection for Thermoelectric and Solar Energy Harvesting with 220mV Cold-Start and -14.5dBm, 915MHz RF Kick-Start", IEEE Journal of Solid-State Circuits (JSSC), vol. 50, issue 8, pp. 1820-1832, 08/2015.
"Combining SRAM Read/Write Assist Techniques for Near/Sub-Threshold Voltage Operation", 6th Asia Symposium on Quality Electronic Design (ASQED 2015), Kuala Lumpur, Malaysia, 08/2015.
"A 0.38 pJ/bit 1.24 nW Chip-to-Chip Serial Link for Ultra-Low Power Systems", International Symposium on Circuits and Systems (ISCAS), Lisbon, 05/2015.
"Error-Energy Analysis of Hardware Logarithmic Approximation Methods for Low Power Applications", International Symposium on Circuits and Systems (ISCAS), 05/2015.